JPS58209141A - 図形編集装置 - Google Patents

図形編集装置

Info

Publication number
JPS58209141A
JPS58209141A JP57091242A JP9124282A JPS58209141A JP S58209141 A JPS58209141 A JP S58209141A JP 57091242 A JP57091242 A JP 57091242A JP 9124282 A JP9124282 A JP 9124282A JP S58209141 A JPS58209141 A JP S58209141A
Authority
JP
Japan
Prior art keywords
data
vector
graphic
inspection
rule
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57091242A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0379743B2 (enExample
Inventor
Noboru Yamaguchi
昇 山口
Goro Suzuki
五郎 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57091242A priority Critical patent/JPS58209141A/ja
Publication of JPS58209141A publication Critical patent/JPS58209141A/ja
Publication of JPH0379743B2 publication Critical patent/JPH0379743B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
JP57091242A 1982-05-31 1982-05-31 図形編集装置 Granted JPS58209141A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57091242A JPS58209141A (ja) 1982-05-31 1982-05-31 図形編集装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57091242A JPS58209141A (ja) 1982-05-31 1982-05-31 図形編集装置

Publications (2)

Publication Number Publication Date
JPS58209141A true JPS58209141A (ja) 1983-12-06
JPH0379743B2 JPH0379743B2 (enExample) 1991-12-19

Family

ID=14020947

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57091242A Granted JPS58209141A (ja) 1982-05-31 1982-05-31 図形編集装置

Country Status (1)

Country Link
JP (1) JPS58209141A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0498466A (ja) * 1990-08-10 1992-03-31 Fujitsu Ltd 要素配置装置
JPH04130966A (ja) * 1990-09-21 1992-05-01 Nec Corp Ｃａｄシステム
JPH05225264A (ja) * 1992-03-18 1993-09-03 Hitachi Ltd 設計支援方法およびその装置
JP2008226011A (ja) * 2007-03-14 2008-09-25 Fujitsu Ltd 図形データの距離測定方法及び距離測定装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5033372B2 (ja) 2006-07-26 2012-09-26 カルソニックカンセイ株式会社 圧縮機

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0498466A (ja) * 1990-08-10 1992-03-31 Fujitsu Ltd 要素配置装置
JPH04130966A (ja) * 1990-09-21 1992-05-01 Nec Corp Ｃａｄシステム
JPH05225264A (ja) * 1992-03-18 1993-09-03 Hitachi Ltd 設計支援方法およびその装置
JP2008226011A (ja) * 2007-03-14 2008-09-25 Fujitsu Ltd 図形データの距離測定方法及び距離測定装置

Also Published As

Publication number Publication date
JPH0379743B2 (enExample) 1991-12-19

Similar Documents

Publication Publication Date Title
US9047437B2 (en) Method, system and software for accessing design rules and library of design features while designing semiconductor device layout
Hon et al. A guide to LSI implementation
JPH08212241A (ja) 半導体集積回路用マスクパターンまたはウエハ上への直接描画パターンの設計方法，及びそれらのデザインルール確認方法
JPS58209141A (ja) 図形編集装置
CN108090453A (zh) 一种在版图中自动提取pad信息的方法
US7370303B2 (en) Method for determining the arrangement of contact areas on the active top side of a semiconductor chip
Dobes et al. The automatic recognition of silicon gate transistor geometries: An LSI design aid program
KR101041263B1 (ko) 레티클 검증 시스템 및 프로그램이 기록된 기록매체
JPH1167923A (ja) 半導体集積回路とその配線配置方法、および該方法を記録した記録媒体
CN120181014B (zh) 一种物理设计方法、装置、服务器及存储介质
Yoshida et al. PANAMAP-B: A mask verification system for bipolar IC
JP2580772B2 (ja) プリント配線板回路設計規則検証装置
US9448706B2 (en) Loop removal in electronic design automation
JP2557856B2 (ja) Ｃａｄシステム
JPH03171648A (ja) 自動レイアウト用セル情報検証方法
JP2921001B2 (ja) パタン抽出方法
JP2002072438A (ja) 露光パターン検図装置及び露光パターン検図方法
Ferrari et al. A computer-aided approach to integrated circuit layout design
Cullyer et al. Computer aided layout of microcircuits
JP3131047B2 (ja) 配線試験方法
JPS6319073A (ja) パタンデータの検査方法
JPH07147324A (ja) Ｃａｄ装置による自動配置配線処理方法
JPH02113370A (ja) 論理回路図作成方法
JP2687701B2 (ja) 集積回路の配線方法
Spitalny Designing a system on a chip