JPS58207730A - 集積回路装置 - Google Patents

集積回路装置

Info

Publication number
JPS58207730A
JPS58207730A JP57090625A JP9062582A JPS58207730A JP S58207730 A JPS58207730 A JP S58207730A JP 57090625 A JP57090625 A JP 57090625A JP 9062582 A JP9062582 A JP 9062582A JP S58207730 A JPS58207730 A JP S58207730A
Authority
JP
Japan
Prior art keywords
timing
vcc
signal
level
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57090625A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0365052B2 (enrdf_load_stackoverflow
Inventor
Hidetoshi Kosaka
小坂　秀敏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57090625A priority Critical patent/JPS58207730A/ja
Publication of JPS58207730A publication Critical patent/JPS58207730A/ja
Publication of JPH0365052B2 publication Critical patent/JPH0365052B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP57090625A 1982-05-28 1982-05-28 集積回路装置 Granted JPS58207730A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57090625A JPS58207730A (ja) 1982-05-28 1982-05-28 集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57090625A JPS58207730A (ja) 1982-05-28 1982-05-28 集積回路装置

Publications (2)

Publication Number Publication Date
JPS58207730A true JPS58207730A (ja) 1983-12-03
JPH0365052B2 JPH0365052B2 (enrdf_load_stackoverflow) 1991-10-09

Family

ID=14003658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57090625A Granted JPS58207730A (ja) 1982-05-28 1982-05-28 集積回路装置

Country Status (1)

Country Link
JP (1) JPS58207730A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6286598A (ja) * 1985-10-11 1987-04-21 Nec Corp 記憶回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5277569A (en) * 1975-12-23 1977-06-30 Mitsubishi Electric Corp Logical circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5277569A (en) * 1975-12-23 1977-06-30 Mitsubishi Electric Corp Logical circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6286598A (ja) * 1985-10-11 1987-04-21 Nec Corp 記憶回路

Also Published As

Publication number Publication date
JPH0365052B2 (enrdf_load_stackoverflow) 1991-10-09

Similar Documents

Publication Publication Date Title
US4568842A (en) D-Latch circuit using CMOS transistors
EP0254474B1 (en) A cmos programmable logic array
US4569032A (en) Dynamic CMOS logic circuits for implementing multiple AND-functions
JPH10126249A (ja) 論理回路
JPS62168424A (ja) プログラマブル論理アレイ
JPS6340412A (ja) 有限状態機械回路
JPS5845214B2 (ja) ブンシユウカイロ
US4275316A (en) Resettable bistable circuit
US5907589A (en) GHZ range frequency divider in CMOS
US5479107A (en) Asynchronous logic circuit for 2-phase operation
US5329477A (en) Adder circuit having carry signal initializing circuit
US5936449A (en) Dynamic CMOS register with a self-tracking clock
JPH0691426B2 (ja) 論理回路装置
US4387294A (en) Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu
JPS58207730A (ja) 集積回路装置
US4733365A (en) Logic arithmetic circuit
US4020362A (en) Counter using an inverter and shift registers
US5187388A (en) Combined circuit configuration for a CMOS logic inverter and gate
US6300801B1 (en) Or gate circuit and state machine using the same
US6794903B2 (en) CMOS parallel dynamic logic and speed enhanced static logic
US6630846B2 (en) Modified charge recycling differential logic
JPH0553408B2 (enrdf_load_stackoverflow)
US4621370A (en) Binary synchronous count and clear bit-slice module
KR0146237B1 (ko) 전 가산기
KR100261865B1 (ko) 비교 장치