JPH0365052B2 - - Google Patents
Info
- Publication number
- JPH0365052B2 JPH0365052B2 JP57090625A JP9062582A JPH0365052B2 JP H0365052 B2 JPH0365052 B2 JP H0365052B2 JP 57090625 A JP57090625 A JP 57090625A JP 9062582 A JP9062582 A JP 9062582A JP H0365052 B2 JPH0365052 B2 JP H0365052B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- level
- timing
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
- H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57090625A JPS58207730A (ja) | 1982-05-28 | 1982-05-28 | 集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57090625A JPS58207730A (ja) | 1982-05-28 | 1982-05-28 | 集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58207730A JPS58207730A (ja) | 1983-12-03 |
| JPH0365052B2 true JPH0365052B2 (enrdf_load_stackoverflow) | 1991-10-09 |
Family
ID=14003658
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57090625A Granted JPS58207730A (ja) | 1982-05-28 | 1982-05-28 | 集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58207730A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0638317B2 (ja) * | 1985-10-11 | 1994-05-18 | 日本電気株式会社 | 記憶回路 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5277569A (en) * | 1975-12-23 | 1977-06-30 | Mitsubishi Electric Corp | Logical circuit |
-
1982
- 1982-05-28 JP JP57090625A patent/JPS58207730A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58207730A (ja) | 1983-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3253347B2 (ja) | 機能的に完全なセルフタイミング機能付き論理回路群 | |
| US5392423A (en) | Universal pipeline latch for mousetrap logic circuits | |
| JPH0573293B2 (enrdf_load_stackoverflow) | ||
| JPS62168424A (ja) | プログラマブル論理アレイ | |
| JPS6340412A (ja) | 有限状態機械回路 | |
| US6476644B2 (en) | Clocked logic gate circuit | |
| WO1984002408A1 (en) | Programmed logic array | |
| KR100192068B1 (ko) | 반도체 집적회로 장치 | |
| US5281946A (en) | High-speed magnitude comparator circuit | |
| US5329477A (en) | Adder circuit having carry signal initializing circuit | |
| JPH0691426B2 (ja) | 論理回路装置 | |
| US4387294A (en) | Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu | |
| JPH07231246A (ja) | ラッチ回路 | |
| US6509772B1 (en) | Flip-flop circuit with transmission-gate sampling | |
| JPH0354489B2 (enrdf_load_stackoverflow) | ||
| EP0224841B1 (en) | Logic arithmetic circuit | |
| EP0442116A2 (en) | Pipeline method and apparatus | |
| JPH0365052B2 (enrdf_load_stackoverflow) | ||
| US6323688B1 (en) | Efficient half-cycle clocking scheme for self-reset circuit | |
| US6239622B1 (en) | Self-timed domino circuit | |
| JP3513158B2 (ja) | 半導体集積回路装置 | |
| US6794903B2 (en) | CMOS parallel dynamic logic and speed enhanced static logic | |
| JPS62224119A (ja) | デ−タ処理装置 | |
| JPS6037822A (ja) | Cmos論理回路 | |
| JPH07135449A (ja) | フリップフロップ回路 |