JPS58205973A - アドレス変換方式 - Google Patents

アドレス変換方式

Info

Publication number
JPS58205973A
JPS58205973A JP57088571A JP8857182A JPS58205973A JP S58205973 A JPS58205973 A JP S58205973A JP 57088571 A JP57088571 A JP 57088571A JP 8857182 A JP8857182 A JP 8857182A JP S58205973 A JPS58205973 A JP S58205973A
Authority
JP
Japan
Prior art keywords
segment
address
virtual
virtual address
real
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57088571A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6349806B2 (enrdf_load_html_response
Inventor
Hiroshi Nakamura
洋 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP57088571A priority Critical patent/JPS58205973A/ja
Priority to US06/495,615 priority patent/US4654777A/en
Publication of JPS58205973A publication Critical patent/JPS58205973A/ja
Publication of JPS6349806B2 publication Critical patent/JPS6349806B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP57088571A 1982-05-25 1982-05-25 アドレス変換方式 Granted JPS58205973A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP57088571A JPS58205973A (ja) 1982-05-25 1982-05-25 アドレス変換方式
US06/495,615 US4654777A (en) 1982-05-25 1983-05-18 Segmented one and two level paging address translation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57088571A JPS58205973A (ja) 1982-05-25 1982-05-25 アドレス変換方式

Publications (2)

Publication Number Publication Date
JPS58205973A true JPS58205973A (ja) 1983-12-01
JPS6349806B2 JPS6349806B2 (enrdf_load_html_response) 1988-10-05

Family

ID=13946548

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57088571A Granted JPS58205973A (ja) 1982-05-25 1982-05-25 アドレス変換方式

Country Status (1)

Country Link
JP (1) JPS58205973A (enrdf_load_html_response)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0793220A (ja) * 1993-09-20 1995-04-07 Agency Of Ind Science & Technol 仮想記憶管理方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0793220A (ja) * 1993-09-20 1995-04-07 Agency Of Ind Science & Technol 仮想記憶管理方式

Also Published As

Publication number Publication date
JPS6349806B2 (enrdf_load_html_response) 1988-10-05

Similar Documents

Publication Publication Date Title
JP3998787B2 (ja) 様々なデフォルト・アドレス変換属性を事前ロードする方法および装置
US5282274A (en) Translation of multiple virtual pages upon a TLB miss
JP2613001B2 (ja) 仮想メモリ管理システム、変換索引バッファ管理方法、及び変換索引バッファパージオーバーヘッド最小化方法
US6088780A (en) Page table walker that uses at least one of a default page size and a page size selected for a virtual address space to position a sliding field in a virtual address
US5630088A (en) Virtual to physical address translation
US4218743A (en) Address translation apparatus
US5860144A (en) Addressing method and system for providing access of a very large size physical memory buffer to a number of processes
JPH04319747A (ja) アドレス変換機構
GB1487078A (en) Buffered virtual storage and data processing system
EP0805398A1 (en) Memory management system and method for processor having separate code and data contexts
US5463750A (en) Method and apparatus for translating virtual addresses in a data processing system having multiple instruction pipelines and separate TLB's
JPH0357046A (ja) 仮想記憶アドレス空間アクセス制御方式
JPS58205973A (ja) アドレス変換方式
US6574698B1 (en) Method and system for accessing a cache memory within a data processing system
EP0486154B1 (en) Method of operating a virtual memory system
EP0533190B1 (en) Data processing system with address translation function for different page sizes
JPS6349807B2 (enrdf_load_html_response)
JP3456727B2 (ja) データ処理装置
JPH03232034A (ja) キャッシュ制御装置
JPS626350A (ja) Ｔｌｂ制御装置
JPS6019534B2 (ja) 移送制御装置
JPS63269242A (ja) アドレス変換方式
JPS62177645A (ja) キヤツシユメモリ制御方式
JPH02285440A (ja) プリフェッチ制御方式
JPS63189955A (ja) 仮想計算機システムにおけるデ−タ転送処理方式