JPS58192151A - 割込み制御回路 - Google Patents

割込み制御回路

Info

Publication number
JPS58192151A
JPS58192151A JP7534982A JP7534982A JPS58192151A JP S58192151 A JPS58192151 A JP S58192151A JP 7534982 A JP7534982 A JP 7534982A JP 7534982 A JP7534982 A JP 7534982A JP S58192151 A JPS58192151 A JP S58192151A
Authority
JP
Japan
Prior art keywords
interrupt
irqn
program
return
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7534982A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0554137B2 (enrdf_load_stackoverflow
Inventor
Yasushi Akao
赤尾　泰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7534982A priority Critical patent/JPS58192151A/ja
Publication of JPS58192151A publication Critical patent/JPS58192151A/ja
Publication of JPH0554137B2 publication Critical patent/JPH0554137B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP7534982A 1982-05-07 1982-05-07 割込み制御回路 Granted JPS58192151A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7534982A JPS58192151A (ja) 1982-05-07 1982-05-07 割込み制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7534982A JPS58192151A (ja) 1982-05-07 1982-05-07 割込み制御回路

Publications (2)

Publication Number Publication Date
JPS58192151A true JPS58192151A (ja) 1983-11-09
JPH0554137B2 JPH0554137B2 (enrdf_load_stackoverflow) 1993-08-11

Family

ID=13573673

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7534982A Granted JPS58192151A (ja) 1982-05-07 1982-05-07 割込み制御回路

Country Status (1)

Country Link
JP (1) JPS58192151A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4715970U (enrdf_load_stackoverflow) * 1971-03-26 1972-10-24
JPS5486244A (en) * 1977-12-21 1979-07-09 Nec Corp Information processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4715970U (enrdf_load_stackoverflow) * 1971-03-26 1972-10-24
JPS5486244A (en) * 1977-12-21 1979-07-09 Nec Corp Information processor

Also Published As

Publication number Publication date
JPH0554137B2 (enrdf_load_stackoverflow) 1993-08-11

Similar Documents

Publication Publication Date Title
EP0464615B1 (en) Microcomputer equipped with DMA controller
JP3176093B2 (ja) マイクロプロセッサの割込み制御装置
US4090238A (en) Priority vectored interrupt using direct memory access
US5003458A (en) Suspended instruction restart processing system based on a checkpoint microprogram address
EP0316904A2 (en) Arithmetic processor performing mask and trap operations for exceptions
US4652997A (en) Method and apparatus for minimizing overhead when executing nested do loops
US4839895A (en) Early failure detection system for multiprocessor system
US4628449A (en) Vector interrupt system and method
JPS58192151A (ja) 割込み制御回路
EP0206657A1 (en) Apparatus for input/output notification to a processor
EP0166772B1 (en) Improvements in or relating to computer systems
JP2001256044A (ja) データ処理装置
EP0343668A2 (en) Normalization control system for floating point arithmetic operations
JPS6158041A (ja) マイクロ命令実行制御方式
JPS5826043B2 (ja) プロセツサのリセツト方式
JPS6211745B2 (enrdf_load_stackoverflow)
JPH0133856B2 (enrdf_load_stackoverflow)
JPS63155330A (ja) マイクロプログラム制御装置
JPS61231647A (ja) 通信制御装置
JPS58175062A (ja) デバツグ処理方法
JPS5816352A (ja) マイクロコンピユ−タに於ける電源中断復電時の処理方法
JPH03156659A (ja) ダイレクトメモリアクセスコントローラ
JPS6454547A (en) Information processor with program trace function
JPS59106060A (ja) デ−タロギング方式
JPH04268641A (ja) マイクロプロセッサ