JPS58181159A - 状態履歴記憶回路 - Google Patents

状態履歴記憶回路

Info

Publication number
JPS58181159A
JPS58181159A JP57064204A JP6420482A JPS58181159A JP S58181159 A JPS58181159 A JP S58181159A JP 57064204 A JP57064204 A JP 57064204A JP 6420482 A JP6420482 A JP 6420482A JP S58181159 A JPS58181159 A JP S58181159A
Authority
JP
Japan
Prior art keywords
register
history storage
state history
state
interruption
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57064204A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0213334B2 (enrdf_load_stackoverflow
Inventor
Teruo Nakamura
中村　輝夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57064204A priority Critical patent/JPS58181159A/ja
Publication of JPS58181159A publication Critical patent/JPS58181159A/ja
Publication of JPH0213334B2 publication Critical patent/JPH0213334B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP57064204A 1982-04-17 1982-04-17 状態履歴記憶回路 Granted JPS58181159A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57064204A JPS58181159A (ja) 1982-04-17 1982-04-17 状態履歴記憶回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57064204A JPS58181159A (ja) 1982-04-17 1982-04-17 状態履歴記憶回路

Publications (2)

Publication Number Publication Date
JPS58181159A true JPS58181159A (ja) 1983-10-22
JPH0213334B2 JPH0213334B2 (enrdf_load_stackoverflow) 1990-04-04

Family

ID=13251299

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57064204A Granted JPS58181159A (ja) 1982-04-17 1982-04-17 状態履歴記憶回路

Country Status (1)

Country Link
JP (1) JPS58181159A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61268016A (ja) * 1985-05-23 1986-11-27 Mitsubishi Electric Corp レーザーミラー膜の形成方法
JPS61278945A (ja) * 1985-05-31 1986-12-09 Ando Electric Co Ltd トレ−ス中断によるデ−タ表示方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61268016A (ja) * 1985-05-23 1986-11-27 Mitsubishi Electric Corp レーザーミラー膜の形成方法
JPS61278945A (ja) * 1985-05-31 1986-12-09 Ando Electric Co Ltd トレ−ス中断によるデ−タ表示方法

Also Published As

Publication number Publication date
JPH0213334B2 (enrdf_load_stackoverflow) 1990-04-04

Similar Documents

Publication Publication Date Title
EP0554917B1 (en) Digital signal processing system having two instruction memories accessed by a processor under control of host
US11620215B2 (en) Multi-threaded pause-less replicating garbage collection
US3673573A (en) Computer with program tracing facility
JPH05204709A (ja) プロセッサ
US4385365A (en) Data shunting and recovering device
US7328331B2 (en) Method and system of aligning execution point of duplicate copies of a user program by copying memory stores
JPH0810437B2 (ja) 仮想計算機システムのゲスト実行制御方式
JPS58181159A (ja) 状態履歴記憶回路
JP2807026B2 (ja) 並列プログラムの実行再現方法
US11681527B2 (en) Electronic device and multiplexing method of spatial
JPS60124746A (ja) デ−タ処理装置
JPS6142301B2 (enrdf_load_stackoverflow)
JPS5826043B2 (ja) プロセツサのリセツト方式
JPH0281141A (ja) トレース管理方式
JPH04205144A (ja) マイクロプロセッサ
JPH02249040A (ja) 情報履歴記憶回路
JP2020135555A (ja) 処理実行方法
JPS63123140A (ja) 履歴情報記憶装置
JPS6248859B2 (enrdf_load_stackoverflow)
JPH1078884A (ja) 仮想記憶を利用したデータ復旧方法
JPS62130436A (ja) トレ−ス制御装置
JPS6022378B2 (ja) エラ−訂正方式
JPS60220430A (ja) マイクロプログラムトレ−ス回路
JPH0362233A (ja) アドレスマッチタイミングトレース機構
JPS6325743A (ja) マイクロプログラム評価方式