JPS58170832U - semiconductor equipment - Google Patents
semiconductor equipmentInfo
- Publication number
- JPS58170832U JPS58170832U JP6842282U JP6842282U JPS58170832U JP S58170832 U JPS58170832 U JP S58170832U JP 6842282 U JP6842282 U JP 6842282U JP 6842282 U JP6842282 U JP 6842282U JP S58170832 U JPS58170832 U JP S58170832U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor equipment
- semiconductor chip
- metal substrate
- plastic
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は本考案の対象の一例のモールド形半導体装置の
斜視図、第2図はそのリードフレームの支持体部の従来
例の平面図、第3図は同じく側面図、第4図は本考案の
一実施例によるリードフレーム支持体部の平面図、第5
図はその一部拡大図、第6図は同じく側面図である。
1・・・リードフレーム支持体、11・・・支持面、3
・・・プラスチック、4・・・半導体チップ、5・・・
細溝。FIG. 1 is a perspective view of a molded semiconductor device as an example of the object of the present invention, FIG. 2 is a plan view of a conventional example of the support portion of the lead frame, FIG. 3 is a side view, and FIG. A fifth plan view of a lead frame support portion according to an embodiment of the invention.
The figure is a partially enlarged view, and FIG. 6 is a side view. DESCRIPTION OF SYMBOLS 1... Lead frame support body, 11... Support surface, 3
...Plastic, 4...Semiconductor chip, 5...
narrow groove.
Claims (1)
ルドしてなるものにおいて、金属基板の半導体チップ支
持面に縦横に走る細溝が設けられたことを特徴とする半
導体装置。1. A semiconductor device comprising a semiconductor chip mounted on a metal substrate and molded in plastic, characterized in that narrow grooves running vertically and horizontally are provided on the semiconductor chip supporting surface of the metal substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6842282U JPS58170832U (en) | 1982-05-11 | 1982-05-11 | semiconductor equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6842282U JPS58170832U (en) | 1982-05-11 | 1982-05-11 | semiconductor equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS58170832U true JPS58170832U (en) | 1983-11-15 |
Family
ID=30078205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6842282U Pending JPS58170832U (en) | 1982-05-11 | 1982-05-11 | semiconductor equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58170832U (en) |
-
1982
- 1982-05-11 JP JP6842282U patent/JPS58170832U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS58170832U (en) | semiconductor equipment | |
JPS6052656U (en) | circuit board | |
JPS58144855U (en) | semiconductor equipment | |
JPS6071146U (en) | semiconductor equipment | |
JPS5872839U (en) | Conductive paste supply device | |
JPS6122342U (en) | semiconductor equipment | |
JPS6052635U (en) | lead frame | |
JPS5923750U (en) | semiconductor equipment | |
JPS6133453U (en) | lead frame | |
JPS63137955U (en) | ||
JPS6127248U (en) | lead frame | |
JPS58116231U (en) | semiconductor equipment | |
JPS5812938U (en) | semiconductor wafer | |
JPS5881937U (en) | semiconductor equipment | |
JPS58120661U (en) | semiconductor equipment | |
JPS6078158U (en) | hybrid integrated circuit board | |
JPS60101756U (en) | Lead frame for semiconductor devices | |
JPS60151143U (en) | Lead frame for semiconductors | |
JPS5954937U (en) | semiconductor equipment | |
JPS58116228U (en) | Chippukiyariya | |
JPS59171350U (en) | Semiconductor element mounting structure | |
JPS6020153U (en) | semiconductor equipment | |
JPS5999446U (en) | Chippukiyariya | |
JPS5920635U (en) | Resin molded semiconductor device | |
JPS60169900U (en) | Tray for transporting semiconductor equipment |