JPS58169613A - Data transfer method - Google Patents

Data transfer method

Info

Publication number
JPS58169613A
JPS58169613A JP57053148A JP5314882A JPS58169613A JP S58169613 A JPS58169613 A JP S58169613A JP 57053148 A JP57053148 A JP 57053148A JP 5314882 A JP5314882 A JP 5314882A JP S58169613 A JPS58169613 A JP S58169613A
Authority
JP
Japan
Prior art keywords
bus
channel
request
signal
channels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57053148A
Other languages
Japanese (ja)
Other versions
JPH042979B2 (en
Inventor
Morihiro Kamidate
神館 盛弘
Masaaki Kobayashi
正明 小林
Shigeru Hashimoto
繁 橋本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57053148A priority Critical patent/JPS58169613A/en
Publication of JPS58169613A publication Critical patent/JPS58169613A/en
Publication of JPH042979B2 publication Critical patent/JPH042979B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/37Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To realize the continuous transfer of data having high priorities, by delivering continuously the bus occupation request signals through channels of high priorities and meanwhile inhibiting the occupation request signals supplied through channels of low priorities. CONSTITUTION:Plural channels 3A-3D are connected succesively in accordance with the priorities to remote terminals at a bus control part 2. The channels 3A-3D have bus occupation request control circuits 5A-5D respectively. No request signal is delivered when the channel 3 gives a request for occupation of bus or another channel is occupying the bus. When the bus becomes idle, the request signal is transmitted. Then the functions of the circuits 5B and 5D are suppressed for the channels 3B and 3D having low priorities. Thus the request passes through these circuits 5B and 5D and reaches the control part 2. After the occupation of bus is once started, the bus occupation request signals can be accepted continuously as much as desired. Thus the occupation of bus is inhibited for other buses. In such a way, it is possible to transfer continuously the data of high priorities.

Description

【発明の詳細な説明】 (1)  発明の技術分野 本発明は、優先度の高い順忙、バス管理部に対してφも
する式に接続された複数のチャネルにお−て、優先度の
最も高いチャネルがビジー(Busy )信号を用いず
に連続的にデータ転送を行ない得るデータ転送方法に関
する。
DETAILED DESCRIPTION OF THE INVENTION (1) Technical Field of the Invention The present invention provides a high-priority system for high-priority bus management in a plurality of channels connected in a manner that The present invention relates to a data transfer method in which the highest channel can perform continuous data transfer without using a busy signal.

(2)技術の背景 通常、この種の接続方式を用いて、優先度の最も高いチ
ャネルが連続的にデータ転送を行なおうとする場合には
、ビジー(Busy )信号を他のチャネルに出力して
他のチャネルからのデータ転送を禁止している(インタ
ーレスモードと称する。)。
(2) Technical background Normally, using this type of connection method, when the channel with the highest priority attempts to transfer data continuously, a busy signal is output to the other channels. (referred to as interless mode).

(3)従来技術と問題点 しかし、この方法で社、ビジー信号を出力する出力線を
バス線に設ける必要がある他に、各チャネルにおいても
ビジー信号の制御回路が必要となり、ビジー信号用出力
線を有さないシステムにおいては、大規模な改造が必要
となる不都合があった。
(3) Prior art and problems However, with this method, it is not only necessary to provide an output line for outputting a busy signal on the bus line, but also a control circuit for the busy signal is required for each channel. Systems without wires have the disadvantage of requiring extensive modification.

(4)発明の目的 本発明は、前述の欠点を解消すべく、ビジー信号用出力
線やその制御回路を用−ることなく、最も′優先度の高
−チャネルが連続的にデータ転送を行な一得るデータ転
送方法を提供することを目的とするものである。
(4) Purpose of the Invention In order to eliminate the above-mentioned drawbacks, the present invention provides a system in which the channel with the highest priority continuously transfers data without using a busy signal output line or its control circuit. The purpose of the present invention is to provide a data transfer method that provides the following advantages.

(5)  発明の構成 即ち、本発明は、最も優先度の高−チャネルからのバス
占有許可信号を連続的にバス占有要求線に出力すること
により、その間、優先度の低いチャネルからバス占有要
求信号が出力されることを禁止し、バス管理部からのバ
ス占有許可信号を前記優先度の最も高いチャネルが連続
的に受は取り、連続的なデータ転送を行ない得るように
して構成される。
(5) Structure of the Invention In other words, the present invention continuously outputs a bus occupancy permission signal from the channel with the highest priority to the bus occupancy request line. The channel is configured such that the channel with the highest priority continuously receives the bus occupancy permission signal from the bus management section and performs continuous data transfer.

(6)発明の実施例 以下、図面に示す実施例に基き、本発明を具体的に説明
する。
(6) Embodiments of the Invention The present invention will be specifically explained below based on embodiments shown in the drawings.

第1図は本発明が適用されたデータ転送システムの一例
を示す図、第2図は優先度の低いチャネルにおけるバス
占有要求制御回路を示す回路図、第3図は最高の箒先度
を有するチャネルのバス占有要求制御回路を示す回路図
、第4図は最高の優先度を有するチャネルにおけるデー
タ転送状態を示すタイムチャートである。
FIG. 1 is a diagram showing an example of a data transfer system to which the present invention is applied, FIG. 2 is a circuit diagram showing a bus occupancy request control circuit for a channel with low priority, and FIG. 3 is a circuit diagram showing a bus occupancy request control circuit with the highest priority level FIG. 4 is a circuit diagram showing a channel bus occupancy request control circuit and a time chart showing a data transfer state in a channel having the highest priority.

データ転送システム1は、第1図に示すように、バス管
理部2及び該バス管理部2にバス占有要求#4を介して
いもする式に直列K11l続されたII敵のチャネル3
A 、 3B 、 3]) 、・・・を有してお9、バ
ス管理部2より最も端末側に接続されたチャネル程優先
度が高く設定されている(従って、第1図の場合、チャ
ネル3A 、 3B e 31)。
As shown in FIG. 1, the data transfer system 1 includes a bus management unit 2 and a second enemy channel 3 connected in series to the bus management unit 2 via a bus occupancy request #4.
A, 3B, 3]), ...9, and the channel connected to the terminal side is set to have a higher priority by the bus management unit 2 (therefore, in the case of Fig. 1, the channel 3A, 3B e 31).

・・・の順に優先度が高い。)。最も優先度の高いチャ
ネル3Aのバス占有要求制御回路5AKtj、第3図に
示すように、に山回路6,7、インバータ8、バス占有
要求部9、データ転送指令部1o及びカウンタ11が接
続されてお9、優先度の低い各チャネル3E 、 3D
・・・のパス占有要求制御回路5BKは、第2図に示す
ように、インバータ13゜15、尤Φ回路16及びOR
回路11が接続している。
The priority is highest in order of... ). As shown in FIG. 3, the bus occupancy request control circuit 5AKtj of the channel 3A with the highest priority is connected to the mountain circuits 6 and 7, the inverter 8, the bus occupancy request section 9, the data transfer command section 1o, and the counter 11. 9. Each low priority channel 3E, 3D
As shown in FIG. 2, the path occupancy request control circuit 5BK of...
The circuit 11 is connected.

また、バス管理部2Fi、中央処理装f (OPU )
の中Kffttられる場合もあるし、CPUとは独立に
設けられる場合もある。尚OPUと各チャネル(メモリ
も含む)は所謂共通バスを介して接続されていることは
云うまでもない。
In addition, the bus management unit 2Fi, central processing unit f (OPU)
In some cases, the CPU is installed inside the CPU, and in other cases, it is provided independently from the CPU. It goes without saying that the OPU and each channel (including memory) are connected via a so-called common bus.

データ転送システム1杜、以上のような構成を有するの
で、優先度の最も高いチャネル3Aが、連続的にデータ
転送をバス管理部2との閏で行なおうとする場合には、
制御回路5A内のANDW!i路6ヘパス占有内部要求
償号I BW8を”1°にして出力する。AND回路6
には、他のチャネル3B。
Since the data transfer system 1 has the above-described configuration, when the channel 3A with the highest priority attempts to continuously transfer data by leapfrogging with the bus management unit 2,
ANDW in control circuit 5A! Set the path occupied internal demand compensation signal I BW8 to "1°" to the i path 6 and output it. AND circuit 6
The other channel 3B.

3D 、・・・が既にバス線を占有してデータ転送を行
なっている場合に社、占有信号OC8がインバータ8を
介して“0”となっているので要求信号IBW8 #i
出力されないが、他のチャネル3F 。
3D, ... have already occupied the bus line and are transferring data, the occupancy signal OC8 has become "0" via the inverter 8, so the request signal IBW8 #i
Not output, but other channel 3F.

3D 、・・・がデータ転送を行なって−ない場合41
Cti、信号I BW8はバス占有要求部9に入力され
、バス占有要求信号BW8が°1″となってバス占有要
求線4に出力される。信号Bvv8はlI接する優先度
の低いチャネル3B、3D、・・・のバス占有要求制御
回路8のAND回路16にインバータ15を介して入力
し、当該チャネル3B、3D、・・・kおけるバス占有
内部要求信号I BW8が要求114に出力されること
を禁止し、チャネル3ムの信号BW8のみがOR回路1
7を介して出力される。こうして、優先度の低いチャネ
ル3B 、 3D 、・・・のパス占有要求制御回路8
を通って、各チャネル3B、3D。
41 if 3D,... are not performing data transfer
Cti, the signal I BW8 is input to the bus occupancy request section 9, and the bus occupancy request signal BW8 becomes °1" and is output to the bus occupancy request line 4. The signal Bvv8 is sent to the adjacent low priority channels 3B and 3D. , . . . are input to the AND circuit 16 of the bus occupancy request control circuit 8 via the inverter 15, and the bus occupancy internal request signal IBW8 in the channels 3B, 3D, . is prohibited, and only signal BW8 of channel 3 is output to OR circuit 1.
7. In this way, the path occupancy request control circuit 8 for channels 3B, 3D, . . . with low priority
through each channel 3B, 3D.

・・・の内部要求信号I BW8の出力を禁止しつつ、
信号BW8はバス管理部2に入力する。バス管理部2で
社、信号BW8を受けて、第4図に示すように、バス占
有許可信号ムCCを11”としてバスクロック0LOK
に同期させた形でチャネル3ムに出力し、信号AC(!
 #1AND回路7を介してデータ転送指令部10及び
カウンタ11 K入力される。指令部10は信号AOO
を少時て、チャネル駄にデータの転送指令DTOを出力
し、所定単位のデータ転送が行なわれる。しかし、信号
AOO1回当りに転送し得るデータ貴社予め決定されて
−るので、より多くのデータを連続的忙送る場合Kti
、チャネル話は内部要求信号IBW8、従って要求信号
BW8を要求線4に出し続ける。すると、他の優先度の
低いチャネル3B、3D、・・・はチャネル3Aからの
信号BW8が出力されて−る限9、内部要求信号I B
W8が信号BW8とし′て要求線4へ出力されることは
ないので、実質的にチャネル話がバス線を引き続き占有
することができ、要求信号B%によってバス管理部2側
から出力される2度目の許可信号AOOは、チャネル3
Aが受は取シ、更に所定単位のデータ転送を、第4図に
示すように1連続的に行なうことができる。
While inhibiting the output of the internal request signal I BW8 of...
The signal BW8 is input to the bus management section 2. The bus management unit 2 receives the signal BW8 and sets the bus occupancy permission signal CC to 11" as shown in FIG. 4 to set the bus clock to 0LOK.
It is output to channel 3 in synchronization with the signal AC (!
The signal is input to the data transfer command unit 10 and the counter 11K via the #1AND circuit 7. The command unit 10 receives the signal AOO
After a short time, a data transfer command DTO is output to the channel, and a predetermined unit of data transfer is performed. However, since the data that can be transferred per signal AOO is predetermined by your company, if more data is sent continuously, Kti
, the channel talk continues to issue an internal request signal IBW8, and thus a request signal BW8, to the request line 4. Then, other low priority channels 3B, 3D, . . . receive internal request signal IB as long as signal BW8 from channel 3A is output
Since W8 is not output to the request line 4 as the signal BW8, the channel talk can continue to occupy the bus line, and the 2 signal output from the bus management section 2 by the request signal B% is The second permission signal AOO is channel 3
A can receive and receive data, and can also transfer data in a predetermined unit continuously, as shown in FIG.

カウンタ11Fi、バス管理部2側から送出されてくる
許可信号AOOの数をカウントし、カウント値が予め設
定された値に達してチャネル誌から転送するデータ量が
所定の値に達したところで、バス占有要求部9に信号T
8を出力し、要求部9は信号T8によって要求信号BM
を@l”から@0”k落とし、要求線4を他のチャネル
3E * 3D 、・・・k開設する。信号肉が″O′
″となると、MΦ回路7を介してデータ転送指令部10
のデータ転送指令D’f’0が解除されると共に1カウ
ンタ11の値がリセットされる。
The counter 11Fi counts the number of permission signals AOO sent from the bus management unit 2 side, and when the count value reaches a preset value and the amount of data to be transferred from the channel magazine reaches a predetermined value, the A signal T is sent to the occupancy requesting section 9.
8, and the request unit 9 outputs the request signal BM by the signal T8.
is dropped from @l" to @0"k, and the request line 4 is opened for other channels 3E*3D, . . .k. The signal meat is ``O''
'', the data transfer command unit 10 via the MΦ circuit 7
When the data transfer command D'f'0 is canceled, the value of the 1 counter 11 is reset.

(7)発明の効果      、。(7) Effects of the invention.

以上説明したように、本発明によれば、最も優先度の高
−チャネル3かものバス占有要求信号BW8を連続的に
出力することkよって、他の優先度の低いチャネルから
の要求信号BW8が出力されることを禁止するようにし
、バス管理部2側からのバス占有許可信号AOOを連続
的に受信し得るようにしたので、ビジー信号用出力線や
その制御回路を用いることなく、最も優先度の高いチャ
ネル誌が連続的にデータ転送を行なうことが可能とな9
、ビジー信号用出力線を有さな−システムにおいて、全
体のシステムを大幅に変えることなく最も優先度の高い
チャネルの連続的なデータ転送が可能となる。
As explained above, according to the present invention, by continuously outputting the bus occupancy request signal BW8 of the three highest priority channels, the request signal BW8 from other channels with lower priority is Since the bus occupancy permission signal AOO from the bus management unit 2 side can be continuously received without using the busy signal output line or its control circuit, It is possible for high-speed channels to transfer data continuously9.
, a system without a busy signal output line, allows continuous data transfer of the highest priority channel without significantly changing the overall system.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明が適用されなデータ転送システムの一例
を示す図、第2図は優先度の低いチャネルにおけるバス
占有要求制御回路を示す回路図、第3図は最高の優先度
を有するチャネルのバス占有要求制御回路を示す、回路
図、第4図は最高の優先度を有するチャネルにおけるデ
ータ転送状態を示すタイムチャートである。 1・・・・・・データ転送システム 2・・・:・・バス管理部 3A 、 3B 、 3D、・・・・・・・・・チャネ
ル4・・・・・・バス占有要求線 BW8・・・・・・バス占有要求信号 ムCC・・・・・・バス占有許可信号 −ン
FIG. 1 is a diagram showing an example of a data transfer system to which the present invention is applied, FIG. 2 is a circuit diagram showing a bus occupancy request control circuit for a channel with a low priority, and FIG. 3 is a circuit diagram showing a bus occupancy request control circuit for a channel with the highest priority. FIG. 4 is a circuit diagram showing the bus occupancy request control circuit of FIG. 1...Data transfer system 2...Bus management unit 3A, 3B, 3D,...Channel 4...Bus occupancy request line BW8...・・・Bus occupancy request signal CC ・・・Bus occupancy permission signal

Claims (1)

【特許請求の範囲】[Claims] バス管理部及び該バス管理部に対して複数のチャネルが
、いもする式に接続されたデータ転送システムにおいて
、優先度の高ψチャネルからのバス占有要求信号を連続
的にバス占有要求線に出力することにより、その間、優
先度の低いチャネルからバス占有要求信号が出力される
ことを禁止し、前記バス管理部からのバス占有許可信号
を前記優先度の嚢1高−チャネルが連続的に受は取り、
連続的なデータ転送を行ない得るようにして構成したデ
ータ転送方法。
In a data transfer system in which a bus management unit and multiple channels are connected to the bus management unit in a similar manner, a bus occupancy request signal from a high-priority ψ channel is continuously output to the bus occupancy request line. During this period, the bus occupancy request signal is prohibited from being output from the channel with a low priority, and the high-priority channel 1 is prevented from continuously receiving the bus occupancy permission signal from the bus management section. Remove,
A data transfer method configured to enable continuous data transfer.
JP57053148A 1982-03-31 1982-03-31 Data transfer method Granted JPS58169613A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57053148A JPS58169613A (en) 1982-03-31 1982-03-31 Data transfer method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57053148A JPS58169613A (en) 1982-03-31 1982-03-31 Data transfer method

Publications (2)

Publication Number Publication Date
JPS58169613A true JPS58169613A (en) 1983-10-06
JPH042979B2 JPH042979B2 (en) 1992-01-21

Family

ID=12934740

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57053148A Granted JPS58169613A (en) 1982-03-31 1982-03-31 Data transfer method

Country Status (1)

Country Link
JP (1) JPS58169613A (en)

Also Published As

Publication number Publication date
JPH042979B2 (en) 1992-01-21

Similar Documents

Publication Publication Date Title
CA1104226A (en) Computer useful as a data network communications processor unit
US4972313A (en) Bus access control for a multi-host system using successively decremented arbitration delay periods to allocate bus access among the hosts
WO1981002478A1 (en) Store group bus allocation system
JP4308578B2 (en) Integrated circuit device bus arbiter
KR900001120B1 (en) Distributed priority network logic for allowing a low priority unit to reside in a high priority position
US7698485B2 (en) Round-robin bus protocol
CA1149040A (en) Arbitration controller providing for access of a common resource by a plurality of central processing units
JPS61121150A (en) Multi-point communication system
JPS58169613A (en) Data transfer method
US20080065802A1 (en) Resource management device
JPS594733B2 (en) Kyoutsuba Seigiyo Cairo
JPH11509021A (en) Interrupt handling in a synchronous environment
JPH03179850A (en) Common bus token control system
JPS61182158A (en) Common bus occupying system
JPS58205237A (en) Control system for preferential use of common bus
JPS6155704B2 (en)
EP0130000A2 (en) Apparatus and method for controlling access by a plurality of units to a shared facility
JPH04355862A (en) Common resource contention preventing circuit
JPS58163031A (en) Bus allotment controlling system
JPS6079455A (en) Bus controlling system
JPS6217263B2 (en)
JPS62272345A (en) Bus arbitrating system
JPS63141162A (en) Bus arbitration circuit
JPS6376042A (en) Control method for bus request
JPS62264349A (en) Bus priority deciding system