JPS5816933U - Two-phase pulse generator - Google Patents
Two-phase pulse generatorInfo
- Publication number
- JPS5816933U JPS5816933U JP1981112068U JP11206881U JPS5816933U JP S5816933 U JPS5816933 U JP S5816933U JP 1981112068 U JP1981112068 U JP 1981112068U JP 11206881 U JP11206881 U JP 11206881U JP S5816933 U JPS5816933 U JP S5816933U
- Authority
- JP
- Japan
- Prior art keywords
- pulse generator
- phase pulse
- exclusive
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Control Of Ac Motors In General (AREA)
- Power Conversion In General (AREA)
- Manipulation Of Pulses (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来例を示す回路図、第２図はその動作説明用
のタイムチャート、第３図は別の従来例を示す回路図、
第４図はその動作説明用のタイム−チャート、第５図は
この考案の実施例を示す回路図、第６図はそのタイムチ
ャート、第７図はこの考案の応用例を示す回路図、第８
図はその動作説明用のタイムチャートである。
１１・・・・・・２進カウンタ、１２・・・・・・排他
的論理和回路。FIG. 1 is a circuit diagram showing a conventional example, FIG. 2 is a time chart for explaining its operation, and FIG. 3 is a circuit diagram showing another conventional example.
Fig. 4 is a time chart for explaining its operation, Fig. 5 is a circuit diagram showing an embodiment of this invention, Fig. 6 is a time chart thereof, Fig. 7 is a circuit diagram showing an example of application of this invention; 8
The figure is a time chart for explaining the operation. 11...Binary counter, 12...Exclusive OR circuit.
Claims (1)
記２進カウンタの第１及び第２段の出力を入力とする排
他的論理和回路とからなり、前記排他的論理和回路の出
力と前記第２段の出力とを二組パルスとしてなる二相パ
ルス発生装置。 ゛(1) Consisting of a binary counter that receives clock pulses as input, and an exclusive OR circuit that receives the outputs of the first and second stages of the binary counter, the output of the exclusive OR circuit and the second A two-phase pulse generator that generates two sets of pulses from the output of the stage.゛
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1981112068U JPS5816933U (en) | 1981-07-27 | 1981-07-27 | Two-phase pulse generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1981112068U JPS5816933U (en) | 1981-07-27 | 1981-07-27 | Two-phase pulse generator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5816933U true JPS5816933U (en) | 1983-02-02 |
Family
ID=29906409
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1981112068U Pending JPS5816933U (en) | 1981-07-27 | 1981-07-27 | Two-phase pulse generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5816933U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS509527U (en) * | 1973-05-29 | 1975-01-31 |
-
1981
- 1981-07-27 JP JP1981112068U patent/JPS5816933U/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS509527U (en) * | 1973-05-29 | 1975-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5816933U (en) | Two-phase pulse generator | |
| JPS6140043U (en) | Differential A/D converter | |
| JPS60111124U (en) | Pulse generator output control circuit | |
| JPS5828441U (en) | Constant generator circuit | |
| JPS63141415A (en) | Parallel serial conversion circuit | |
| JPS58538U (en) | Data speed conversion circuit | |
| JPS60120499U (en) | Variable duty ratio circuit for sound output circuit | |
| JPS59192741U (en) | CMI code clock extraction circuit | |
| JPS5823432U (en) | noise suppression circuit | |
| JPS6119893U (en) | signal detection circuit | |
| JPS5871843U (en) | BCD signal reading device | |
| JPS60119138U (en) | Pulse generation circuit | |
| JPS5914449U (en) | Synchronous signal input circuit | |
| JPS58124895U (en) | Alarm signal holding circuit | |
| JPS58109339U (en) | Gate pulse generation circuit | |
| JPS59147197U (en) | Reverberation effect device | |
| JPS5978735U (en) | Signal abnormality detection circuit | |
| JPS60180139U (en) | counting circuit | |
| JPS6142623U (en) | reset circuit | |
| JPS6140760U (en) | Digital signal correction device | |
| JPS61179830U (en) | ||
| JPS60158334U (en) | Clock pulse detection circuit | |
| JPS5891173U (en) | Peak level detection circuit | |
| JPS60163837U (en) | Synchronous up-down counter circuit | |
| JPS6047068U (en) | counting circuit |