JPS58163049A - 論理回路システムの試験方式 - Google Patents
論理回路システムの試験方式Info
- Publication number
- JPS58163049A JPS58163049A JP57045910A JP4591082A JPS58163049A JP S58163049 A JPS58163049 A JP S58163049A JP 57045910 A JP57045910 A JP 57045910A JP 4591082 A JP4591082 A JP 4591082A JP S58163049 A JPS58163049 A JP S58163049A
- Authority
- JP
- Japan
- Prior art keywords
- scan
- circuit
- test
- register
- circuit unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318572—Input/Output interfaces
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318552—Clock circuits details
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57045910A JPS58163049A (ja) | 1982-03-23 | 1982-03-23 | 論理回路システムの試験方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57045910A JPS58163049A (ja) | 1982-03-23 | 1982-03-23 | 論理回路システムの試験方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58163049A true JPS58163049A (ja) | 1983-09-27 |
JPS6225211B2 JPS6225211B2 (enrdf_load_stackoverflow) | 1987-06-02 |
Family
ID=12732394
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57045910A Granted JPS58163049A (ja) | 1982-03-23 | 1982-03-23 | 論理回路システムの試験方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58163049A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60142432A (ja) * | 1983-12-28 | 1985-07-27 | Fujitsu Ltd | シリアル・データ・スキャン・イン/アウト方法 |
JPS61193082A (ja) * | 1985-02-21 | 1986-08-27 | Nec Corp | Lsiのスキヤンパス方式 |
JPS6249451A (ja) * | 1985-08-28 | 1987-03-04 | Nec Corp | 情報処理装置 |
-
1982
- 1982-03-23 JP JP57045910A patent/JPS58163049A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60142432A (ja) * | 1983-12-28 | 1985-07-27 | Fujitsu Ltd | シリアル・データ・スキャン・イン/アウト方法 |
JPS61193082A (ja) * | 1985-02-21 | 1986-08-27 | Nec Corp | Lsiのスキヤンパス方式 |
JPS6249451A (ja) * | 1985-08-28 | 1987-03-04 | Nec Corp | 情報処理装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS6225211B2 (enrdf_load_stackoverflow) | 1987-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4597042A (en) | Device for loading and reading strings of latches in a data processing system | |
JP2868213B2 (ja) | 個別試験可能論理モジュールを有する論理回路 | |
US4441074A (en) | Apparatus for signature and/or direct analysis of digital signals used in testing digital electronic circuits | |
US4933575A (en) | Electric circuit interchangeable between sequential and combination circuits | |
US5077740A (en) | Logic circuit having normal input/output data paths disabled when test data is transferred during macrocell testing | |
JPH01239486A (ja) | 出力応答圧縮器 | |
JPS63200249A (ja) | 情報処理装置 | |
US5425035A (en) | Enhanced data analyzer for use in bist circuitry | |
JPH0646468A (ja) | 空間スイッチ回路 | |
JPS6226734B2 (enrdf_load_stackoverflow) | ||
JPS58163049A (ja) | 論理回路システムの試験方式 | |
JPH103800A (ja) | 半導体メモリ装置の併合データ出力モードの選択方法 | |
US5513189A (en) | Boundary scan system with improved error reporting using sentinel bit patterns | |
JPS61155874A (ja) | 大規模集積回路の故障検出方法およびそのための装置 | |
US6421810B1 (en) | Scalable parallel test bus and testing method | |
JP3185426B2 (ja) | メモリデバイス検査用データ転送回路 | |
JPH026772A (ja) | 集積回路 | |
JPH02162272A (ja) | 半導体集積回路装置 | |
JPH03105269A (ja) | テスト回路 | |
JPH0365671A (ja) | 半導体集積回路 | |
JPH04229339A (ja) | 情報処理装置及びその診断方法 | |
JPS5878242A (ja) | スキヤンアウト方式 | |
JPH04263200A (ja) | シフトパス方式 | |
JPH02171667A (ja) | テスト回路 | |
JPH0335695B2 (enrdf_load_stackoverflow) |