JPS58161045A - コンパイラにおけるレジスタ管理方式 - Google Patents

コンパイラにおけるレジスタ管理方式

Info

Publication number
JPS58161045A
JPS58161045A JP4387382A JP4387382A JPS58161045A JP S58161045 A JPS58161045 A JP S58161045A JP 4387382 A JP4387382 A JP 4387382A JP 4387382 A JP4387382 A JP 4387382A JP S58161045 A JPS58161045 A JP S58161045A
Authority
JP
Japan
Prior art keywords
register
code
address
information
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4387382A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0228174B2 (cg-RX-API-DMAC7.html
Inventor
Morio Ikesaka
守夫 池坂
Shigeharu Hasu
蓮　重晴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4387382A priority Critical patent/JPS58161045A/ja
Publication of JPS58161045A publication Critical patent/JPS58161045A/ja
Publication of JPH0228174B2 publication Critical patent/JPH0228174B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)
JP4387382A 1982-03-19 1982-03-19 コンパイラにおけるレジスタ管理方式 Granted JPS58161045A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4387382A JPS58161045A (ja) 1982-03-19 1982-03-19 コンパイラにおけるレジスタ管理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4387382A JPS58161045A (ja) 1982-03-19 1982-03-19 コンパイラにおけるレジスタ管理方式

Publications (2)

Publication Number Publication Date
JPS58161045A true JPS58161045A (ja) 1983-09-24
JPH0228174B2 JPH0228174B2 (cg-RX-API-DMAC7.html) 1990-06-21

Family

ID=12675811

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4387382A Granted JPS58161045A (ja) 1982-03-19 1982-03-19 コンパイラにおけるレジスタ管理方式

Country Status (1)

Country Link
JP (1) JPS58161045A (cg-RX-API-DMAC7.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6081641A (ja) * 1983-10-11 1985-05-09 Matsushita Electric Ind Co Ltd レジスタトレース方法
JPS61110240A (ja) * 1984-10-31 1986-05-28 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 最適化コンパイラ
JPS61183744A (ja) * 1985-02-04 1986-08-16 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション コード生成工程での命令形式選択方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
OBJECT CODE OPTINIZATION=1969 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6081641A (ja) * 1983-10-11 1985-05-09 Matsushita Electric Ind Co Ltd レジスタトレース方法
JPS61110240A (ja) * 1984-10-31 1986-05-28 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 最適化コンパイラ
JPS61183744A (ja) * 1985-02-04 1986-08-16 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション コード生成工程での命令形式選択方法

Also Published As

Publication number Publication date
JPH0228174B2 (cg-RX-API-DMAC7.html) 1990-06-21

Similar Documents

Publication Publication Date Title
JPS595936B2 (ja) 多重モ−ド記憶装置
JPS63231550A (ja) 多重仮想空間制御方式
JPH0315211B2 (cg-RX-API-DMAC7.html)
US9710191B1 (en) Rapid memory buffer write storage system and method
US3351909A (en) Information storage and transfer system for digital computers
US4280177A (en) Implicit address structure and method for accessing an associative memory device
CN111142891B (zh) 一种数据烧录的验证方法、装置、电子设备及介质
JPS58161045A (ja) コンパイラにおけるレジスタ管理方式
KR102275181B1 (ko) 멀티코어 프로세서 시스템에서 메모리 할당 방법 및 장치, 이를 위한 기록매체
JPS6019534B2 (ja) 移送制御装置
JPH113270A (ja) フラッシュメモリ装置およびフラッシュメモリへのデータ書き込み方法
JPS60118952A (ja) 仮想アドレス制御方式
JP2573711B2 (ja) マイクロサブルーチン制御方式
JPS58179977A (ja) メモリ制御装置
JP2523152B2 (ja) アドレス変換方式
JPH0129639Y2 (cg-RX-API-DMAC7.html)
JPS5844551A (ja) デ−タ書込み制御方式
JPS63266560A (ja) バツフア記憶制御方式
JPS5828675B2 (ja) インタ−リ−ブメモリのアドレス方式
JPS6120907B2 (cg-RX-API-DMAC7.html)
JPS62133544A (ja) メモリ装置
JPS5875248A (ja) マイクロコンピユ−タ
JPS5953958A (ja) メモリアクセス回路
JPH0235545A (ja) セツトアソシアテイブ方式キヤツシユメモリの診断方法
JPH0480675A (ja) メモリｉｃテスタ