JPS58159841U - Control circuit for start/stop motor - Google Patents
Control circuit for start/stop motorInfo
- Publication number
- JPS58159841U JPS58159841U JP653283U JP653283U JPS58159841U JP S58159841 U JPS58159841 U JP S58159841U JP 653283 U JP653283 U JP 653283U JP 653283 U JP653283 U JP 653283U JP S58159841 U JPS58159841 U JP S58159841U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- stop
- control circuit
- stop motor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Protection Of Generators And Motors (AREA)
- Stopping Of Electric Motors (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1−1図は、本考案による一実施例のモータ制御回路
で、1は記憶回路、2はクリヤー付単安定マルチバイブ
レータ、3はNORゲート、4は排他的ORゲート、5
は2. 3. 4により構成されるロジック回路を示す
。
第1−2図は、第1−1図のモータ制御回路のタイミン
グ図で、1(印はスタート信号、4■はストップ信号、
1■、1[有]はモータ制御出力信号、2■はクリヤー
付単安定マルチバイブレータの出力信号、3[有]はス
トップ信号に相当するリセット信号(NORゲート後の
出力信号)をそれぞれ示す。
第2−1図は、本考案による他の一実施例のモータ制御
回路で、11は記憶回路、12は基準信号発生回路、1
3はカウンタ14の入力ゲート、15・・・排他的OR
ゲート、16はインバータ、17は12,13,14.
15.16により構成されるロジック回路を示す。
第2〜2図で、第2−1図のモータ制御回路のタイミン
グ図で、12[有]は基準信号発生回路出力のクロック
パルス信号、11■はスタート信号、15(印はストッ
プ信号、11■、11■はモータ制御出力信号、14■
はカウンタ出力信号でストップ信号に相当するリセット
信号を示す。Fig. 1-1 shows a motor control circuit according to an embodiment of the present invention, in which 1 is a memory circuit, 2 is a monostable multivibrator with a clearer, 3 is a NOR gate, 4 is an exclusive OR gate, and 5
is 2. 3. 4 shows a logic circuit composed of 4. Figure 1-2 is a timing diagram of the motor control circuit shown in Figure 1-1, where 1 (mark is a start signal, 4■ is a stop signal,
1■, 1[present] indicates a motor control output signal, 2■ indicates an output signal of a monostable multivibrator with clear, and 3[present] indicates a reset signal (output signal after NOR gate) corresponding to a stop signal. FIG. 2-1 shows a motor control circuit according to another embodiment of the present invention, in which 11 is a memory circuit, 12 is a reference signal generation circuit, and 1
3 is the input gate of the counter 14, 15...exclusive OR
gate, 16 is an inverter, 17 is 12, 13, 14 .
15.16 shows a logic circuit configured by 15.16. In Figures 2-2, in the timing diagram of the motor control circuit in Figure 2-1, 12 [Yes] is the clock pulse signal output from the reference signal generation circuit, 11■ is the start signal, 15 (marked is the stop signal, 11 ■, 11■ are motor control output signals, 14■
is a counter output signal and indicates a reset signal equivalent to a stop signal.
Claims (1)
る起動停止モータの制御回路に於いて、スタート信号、
ストップ信号を記憶する記憶回路と、基準信号発生回路
、該基準信号発生回路のクロックパルス信号を計数する
カウント回路及び各ゲート回路から成り所定のカウント
放向にストップ信号の有る場合はストップ信号を、無い
場合にはストップ信号に相当するリセット信号を発生せ
しめるロジック回路とで構成された起動停止モータの制
御回路。In the control circuit of a start/stop motor that starts with a start signal and stops with a stop signal, the start signal,
It consists of a storage circuit for storing stop signals, a reference signal generation circuit, a count circuit for counting clock pulse signals of the reference signal generation circuit, and each gate circuit. A control circuit for a start/stop motor consisting of a logic circuit that generates a reset signal equivalent to a stop signal if there is no such signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP653283U JPS58159841U (en) | 1983-01-20 | 1983-01-20 | Control circuit for start/stop motor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP653283U JPS58159841U (en) | 1983-01-20 | 1983-01-20 | Control circuit for start/stop motor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS58159841U true JPS58159841U (en) | 1983-10-25 |
Family
ID=30019309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP653283U Pending JPS58159841U (en) | 1983-01-20 | 1983-01-20 | Control circuit for start/stop motor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58159841U (en) |
-
1983
- 1983-01-20 JP JP653283U patent/JPS58159841U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS58159841U (en) | Control circuit for start/stop motor | |
JPS58159840U (en) | Control circuit for start/stop motor | |
JPS60131051U (en) | Watchdog circuit | |
JPS6090911U (en) | Digital waveform generator | |
JPS601037U (en) | binary circuit | |
JPS58158540U (en) | Pulse selection circuit | |
JPS5945648U (en) | Pulse width detection circuit | |
JPH0210633U (en) | ||
JPS5889818U (en) | information display device | |
JPS5978980U (en) | pulse counting device | |
JPS60164258U (en) | data transfer control device | |
JPS59147197U (en) | Reverberation effect device | |
JPS5894021U (en) | microcomputer | |
JPS59165040U (en) | Data output control device | |
JPS59118007U (en) | Output circuit | |
JPS5948137U (en) | flip-flop circuit | |
JPS6068723U (en) | pulse width filter | |
JPS58107633U (en) | Output circuit | |
JPS5978595U (en) | Memory stop circuit | |
JPS6134481U (en) | electronic speedometer | |
JPS582040U (en) | Clock circuit in data processing equipment | |
JPS6135443U (en) | Pulse output control circuit | |
JPS613588U (en) | counter circuit | |
JPS5957033U (en) | Specified number pulse generation circuit | |
JPS5851361U (en) | Microcomputer control circuit |