JPS58159699U - data processing equipment - Google Patents
data processing equipmentInfo
- Publication number
- JPS58159699U JPS58159699U JP3451783U JP3451783U JPS58159699U JP S58159699 U JPS58159699 U JP S58159699U JP 3451783 U JP3451783 U JP 3451783U JP 3451783 U JP3451783 U JP 3451783U JP S58159699 U JPS58159699 U JP S58159699U
- Authority
- JP
- Japan
- Prior art keywords
- storage device
- read
- self
- diagnosis
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はこの考案に係るデータ処理装置の一実施例を示
す１１７２図、第２図は実施例に示した装置の動作の流
れを示すフローチャート、第３図は実施例の中で示した
パリティチェック回路及びパリティ診断領域検出回路及
び比較回路を示す回路図である。
１・・・読み出し専用記憶装置、２・・・命令アドレス
レジスタ、３・・・パリティチェック回路、４・・・診
断モードフリップフロップ。Fig. 1 is a 1172 diagram showing an embodiment of the data processing device according to this invention, Fig. 2 is a flowchart showing the operation flow of the device shown in the embodiment, and Fig. 3 is a parity diagram shown in the embodiment. FIG. 3 is a circuit diagram showing a check circuit, a parity diagnosis area detection circuit, and a comparison circuit. DESCRIPTION OF SYMBOLS 1... Read-only storage device, 2... Instruction address register, 3... Parity check circuit, 4... Diagnostic mode flip-flop.
Claims (1)
憶装置、この記憶装置のアドレスを示すインクリメント
機能を持ったレジスタならびに前記読み出し専用記憶装
置から読み出したデータのチェック回路、および自己診
断モードを示すフリップフロップを備え、前記読み出し
専用記憶装置の自己診断プログラムを実行するに際し、
前記診断モードフリップフロップがセットされている時
は前記レジスタのインクリメント機能が動作し、これに
より前記自己診断プログラムを、その実行することなく
前記チェック回路へ逐次読み出して、読み出したデータ
のチェック結果により前記読み出し専用記憶装置並びに
これの読み出し回路の異常、正常を確認するようにした
ことを特徴とするデータ処理装置。A read-only storage device in which a self-diagnosis microphone program is stored, a register having an increment function that indicates the address of this storage device, a check circuit for data read from the read-only storage device, and a flip-flop that indicates a self-diagnosis mode. , when executing the self-diagnosis program of the read-only storage device,
When the diagnostic mode flip-flop is set, the increment function of the register operates, thereby sequentially reading out the self-diagnosis program to the check circuit without executing it. A data processing device characterized in that it is configured to check whether a read-only storage device and its reading circuit are abnormal or normal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3451783U JPS592585Y2 (en) | 1983-03-10 | 1983-03-10 | data processing equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3451783U JPS592585Y2 (en) | 1983-03-10 | 1983-03-10 | data processing equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58159699U true JPS58159699U (en) | 1983-10-24 |
| JPS592585Y2 JPS592585Y2 (en) | 1984-01-24 |
Family
ID=30046002
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3451783U Expired JPS592585Y2 (en) | 1983-03-10 | 1983-03-10 | data processing equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS592585Y2 (en) |
-
1983
- 1983-03-10 JP JP3451783U patent/JPS592585Y2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS592585Y2 (en) | 1984-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58159699U (en) | data processing equipment | |
| JPS59108941U (en) | Parity check circuit | |
| JPS596202U (en) | Sequence control device | |
| JPS5894036U (en) | Microcomputer abnormality warning device | |
| JPS59108906U (en) | Control device specification data display device | |
| JPS5920334U (en) | microcomputer | |
| JPS59127363U (en) | Functional operation test equipment for processor control and monitoring equipment | |
| JPS6358360U (en) | ||
| JPS6034644U (en) | electronic equipment | |
| JPS596253U (en) | System restartability diagnostic device when a computer goes down | |
| JPS6071966U (en) | microcomputer device | |
| JPS5918763U (en) | Elevator abnormal storage device | |
| JPH04111100U (en) | Electrically rewritable programmable read-only memory | |
| JPS6119856U (en) | Runaway detection system initialization circuit | |
| JPS59108942U (en) | Computer system self-diagnosis device | |
| JPS5885239U (en) | Data processing equipment that automatically collects failure information | |
| JPS6116609U (en) | Equipment abnormality detection device | |
| JPS5956618U (en) | magnetic disk device | |
| JPS58171562U (en) | arithmetic device | |
| JPS60100852U (en) | Memory failure detection circuit | |
| JPS59174642U (en) | Memory abnormality detection circuit | |
| JPS6130135U (en) | Switch misreading detection circuit | |
| JPS6137538U (en) | microprogram controller | |
| JPS59184952A (en) | Self-diagnosis system of controller or the like | |
| JPS59122625U (en) | Error detection circuit for digital input device |