JPS58144958U - memory controller - Google Patents

memory controller

Info

Publication number
JPS58144958U
JPS58144958U JP4065882U JP4065882U JPS58144958U JP S58144958 U JPS58144958 U JP S58144958U JP 4065882 U JP4065882 U JP 4065882U JP 4065882 U JP4065882 U JP 4065882U JP S58144958 U JPS58144958 U JP S58144958U
Authority
JP
Japan
Prior art keywords
field
information
memory
twice
writing speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4065882U
Other languages
Japanese (ja)
Other versions
JPS6327504Y2 (en
Inventor
岡田 登史
康成 池田
Original Assignee
ソニー株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ソニー株式会社 filed Critical ソニー株式会社
Priority to JP4065882U priority Critical patent/JPS58144958U/en
Publication of JPS58144958U publication Critical patent/JPS58144958U/en
Application granted granted Critical
Publication of JPS6327504Y2 publication Critical patent/JPS6327504Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Television Systems (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来のフィールド周波数が2倍の表示がなされ
るようにされたテレビジョン受像機の例を示す構成図、
第2図は本考案によるメモリ制御装置が適用されたテレ
ビジョン受像機の例を示す構成図、第3図及び第4図は
夫々本考案の説明に供する線図である。 11はフィールドメモリ、12はメモリ制御回路である
FIG. 1 is a configuration diagram showing an example of a television receiver capable of displaying a display with twice the conventional field frequency;
FIG. 2 is a block diagram showing an example of a television receiver to which a memory control device according to the present invention is applied, and FIGS. 3 and 4 are diagrams for explaining the present invention, respectively. 11 is a field memory, and 12 is a memory control circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 1個のフィールドメモリと、このフィールドメモリのア
ドレス制御及び読み出し/書き込み制御をするメモリ制
御回路とよりなり、あるフィールドでは、上記フィール
ドメモリに上記あるフィールドの情報が半分書き込まれ
た時点から上記フィールドメモリより上記フィールドの
情報が書き込み速度の2倍の速度で読み出され、上記あ
るフィールドの情報が全部書き込まれる時点において上
記あるフィールドの情報が全部読み出され、上記あるフ
ィールドの次にフィールドでは、上記フィールドメモリ
より上記あるフィールドの情報が書き込みの2倍の速度
で再度読み出されると共に、上記フィールドメモリに上
記法のフィールドの情報が書き込まれるようにしたメモ
リ制御装置。
It consists of one field memory and a memory control circuit that controls the address and read/write of this field memory. Therefore, the information in the above field is read out at twice the writing speed, and at the time when all the information in the above certain field is written, all the information in the above certain field is read out, and in the next field after the above certain field, the above information is read out at twice the writing speed. The memory control device is configured such that the information of the certain field is read again from the field memory at twice the writing speed, and the information of the modal field is written to the field memory.
JP4065882U 1982-03-23 1982-03-23 memory controller Granted JPS58144958U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4065882U JPS58144958U (en) 1982-03-23 1982-03-23 memory controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4065882U JPS58144958U (en) 1982-03-23 1982-03-23 memory controller

Publications (2)

Publication Number Publication Date
JPS58144958U true JPS58144958U (en) 1983-09-29
JPS6327504Y2 JPS6327504Y2 (en) 1988-07-25

Family

ID=30051870

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4065882U Granted JPS58144958U (en) 1982-03-23 1982-03-23 memory controller

Country Status (1)

Country Link
JP (1) JPS58144958U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5379421A (en) * 1976-12-24 1978-07-13 Hitachi Ltd Television signal conversion circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5379421A (en) * 1976-12-24 1978-07-13 Hitachi Ltd Television signal conversion circuit

Also Published As

Publication number Publication date
JPS6327504Y2 (en) 1988-07-25

Similar Documents

Publication Publication Date Title
JPS58144958U (en) memory controller
JPS6076392U (en) level display device
JPS59114665U (en) image input device
JPS5894197U (en) Information writing device
JPS6088385U (en) display device
JPS6054982U (en) color detection display device
JPS5922573U (en) telop device
JPS5983855U (en) Elevator control device output device
JPS60174952U (en) image display system
JPS5839652U (en) Video synthesis device
JPS59191693U (en) timer device
JPS614233U (en) Image memory access device
JPS63102410U (en)
JPS6056217U (en) navigation device
JPS59193040U (en) Display drive circuit for personal radio equipment
JPS63121889A (en) Bit map type display device
JPS5811792U (en) image display device
JPS60180394U (en) Magnetic tape playback device
JPS58168787U (en) Bus destination information display device
JPS61382U (en) automatic editing device
JPS6065843U (en) Memory address expansion circuit
JPS60192040U (en) Control processing unit for input/output devices
JPS6121029U (en) tape recorder
JPS5973791U (en) medication display device
JPS5836455U (en) Kanji output device