JPS5811792U - image display device - Google Patents

image display device

Info

Publication number
JPS5811792U
JPS5811792U JP10591381U JP10591381U JPS5811792U JP S5811792 U JPS5811792 U JP S5811792U JP 10591381 U JP10591381 U JP 10591381U JP 10591381 U JP10591381 U JP 10591381U JP S5811792 U JPS5811792 U JP S5811792U
Authority
JP
Japan
Prior art keywords
signal
write
image
display device
image data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10591381U
Other languages
Japanese (ja)
Inventor
須崎 悟
Original Assignee
松下電工株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 松下電工株式会社 filed Critical 松下電工株式会社
Priority to JP10591381U priority Critical patent/JPS5811792U/en
Publication of JPS5811792U publication Critical patent/JPS5811792U/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来例の要部回路図、第2図a、  bは゛同
上の動作説明図、第3図は本考案−実施例のブロック回
路図、第4図は同上の要部回路図、第5図および第6図
は同上の動作説明図である。 1は中央制御装置、2は端末表示装置、3はリフレッシ
ュメモリ、9は書込制御回路、M3は単安定マルチバイ
ブレークである。
FIG. 1 is a circuit diagram of the main part of the conventional example, FIGS. 2a and b are explanatory diagrams of the same operation as above, FIG. FIG. 5 and FIG. 6 are explanatory diagrams of the same operation. 1 is a central control unit, 2 is a terminal display device, 3 is a refresh memory, 9 is a write control circuit, and M3 is a monostable multi-by-break.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 中央制御装置から画像データ、アドレスデータよりなる
画像信号および書込要求信号を送出し、端末表示装置に
て上記画像信号を受信して画像データをアドレスデータ
に基いてリフレッシュメモリの所定メモリ番地に書込み
、リフレッシュメモリから順次読出された画像データに
基いてブラウン管上に画像を表示するためのビデオ信号
を形成するようにした画像表示装置において、画像デー
タ、アドレスデータおよび書込要求信号を保持するラッ
チ回路を端末表示装置に設けるとともに、書込要求信号
が得られかつビデオ信号のブランク信号が得られたとき
画像データをリフレッシュメモリに書込む書込信号を出
力するようにした書込制御回路を設け、ブランク信号の
前縁にてトリガ、される単安定マルチバイブレータによ
りブランク信号の前半区間に書込可能時間帯を設定して
この書込可能時間帯に書込要求信号が得られているとき
のみ書込制御回路から書込信号が出力されるようにして
成ることを特徴とする画像表示装置。
An image signal consisting of image data and address data and a write request signal are sent from the central control unit, the terminal display device receives the image signal, and writes the image data to a predetermined memory address in the refresh memory based on the address data. , a latch circuit that holds image data, address data, and a write request signal in an image display device that forms a video signal for displaying an image on a cathode ray tube based on image data sequentially read from a refresh memory. is provided in the terminal display device, and a write control circuit configured to output a write signal for writing image data into the refresh memory when a write request signal is obtained and a blank signal of the video signal is obtained, A monostable multivibrator that is triggered at the leading edge of the blank signal sets a write-enabled time zone in the first half of the blank signal, and writes only when a write request signal is obtained during this write-enabled time zone. An image display device characterized in that a write signal is output from a write control circuit.
JP10591381U 1981-07-15 1981-07-15 image display device Pending JPS5811792U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10591381U JPS5811792U (en) 1981-07-15 1981-07-15 image display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10591381U JPS5811792U (en) 1981-07-15 1981-07-15 image display device

Publications (1)

Publication Number Publication Date
JPS5811792U true JPS5811792U (en) 1983-01-25

Family

ID=29900429

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10591381U Pending JPS5811792U (en) 1981-07-15 1981-07-15 image display device

Country Status (1)

Country Link
JP (1) JPS5811792U (en)

Similar Documents

Publication Publication Date Title
JPS5811792U (en) image display device
JPS5990994U (en) computer output device
JPS58115211U (en) medical display device
JPS60126843U (en) Video display device
JPS58165674U (en) CRT display device
JPS59114665U (en) image input device
JPS5850775U (en) receiving device
JPS5810135U (en) graphic display device
JPH01173790U (en)
JPS58144958U (en) memory controller
JPS6054982U (en) color detection display device
JPS5894197U (en) Information writing device
JPS5826085U (en) image display device
JPS6124665U (en) digital storage oscilloscope
JPS58115210U (en) medical display device
JPS5994393U (en) Image processing device
JPS5881798U (en) PROM writer
JPS6094691U (en) Panel type image display device
JPS5828891U (en) CRT display device
JPS60131060U (en) Image processing device
JPS60166059U (en) image recording device
JPH0412053U (en)
JPS6039092U (en) pattern generation circuit
JPS58108553U (en) program checker
JPS60169983U (en) screen storage device