JPS58140240A - Both-surface copper lined laminated board - Google Patents

Both-surface copper lined laminated board

Info

Publication number
JPS58140240A
JPS58140240A JP2301082A JP2301082A JPS58140240A JP S58140240 A JPS58140240 A JP S58140240A JP 2301082 A JP2301082 A JP 2301082A JP 2301082 A JP2301082 A JP 2301082A JP S58140240 A JPS58140240 A JP S58140240A
Authority
JP
Japan
Prior art keywords
density
pattern
copper foil
difference
low
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2301082A
Other languages
Japanese (ja)
Inventor
森原 良隆
布野 秀雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP2301082A priority Critical patent/JPS58140240A/en
Publication of JPS58140240A publication Critical patent/JPS58140240A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/386Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive

Landscapes

  • Laminated Bodies (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 木兄1町は銅山」’AI!i長4責ノ1舊仮、  更に
 計 1〜 く に1゛、  役畏の1.IJ開に互い
VC密吐の異るハターンヶNする姉(屈がPJi層さJ
]た画面鋼張1−板に[メ・1するもの−(・、bる、
−−eVC1この桶の1照面に夫々#歌の悴るパターン
を角゛する鋼箔が清1[贈さ11こ積層板は、第1図り
こ基板(1)と高密度パターンかわの銅箔(2a)との
聞及び基板(1)と低密度バ9− yがわの銅箔(2+
))との間に夫々材質の異るバ・ソファ・ソづ材(3a
)(3b)、例えばリシターの樹脂含浸シートとクラフ
トの向側含浸シートを介装し、各銅箔(21M21りと
各バックアラつ材(3a)(31))との)f4j K
 k々接着剤(,4a)(41,))を施すことにより
、両銅陥(2a)(2b) 1fliのパターン密度の
差による反りの発生全防止している。しかしz′rから
、この構造では、両面でのへターン密度の差に応じfコ
連続的な反り防+Lに有効でなく、パターン密度の差の
程度に応じてバックアツプ材の材質を考慮しなければな
らないという問題があつfこ。
[Detailed description of the invention] 'AI! I length 4 responsibilities 1 舊temporary, total 1~ku ni 1゛, role 1. My sister who has different VC secrets in IJ (IJ is PJi layer)
] Screen steel clad 1 - What to do on the plate - (・, bru,
--eVC1 On one side of this tub, there are 11 steel foils with a singing pattern on each side. (2a) and between the board (1) and the low density bar 9-y (2+
)) are made of different materials (3a
) (3b), for example, by interposing a resin-impregnated sheet of Rishitar and an impregnated sheet on the opposite side of Kraft, each copper foil (21M21 and each backing lumber (3a) (31)) f4j K
By applying adhesives (4a, 41,)), warping due to the difference in pattern density between the two copper cavities (2a), (2b) and 1fli is completely prevented. However, from z'r, this structure is not effective for continuous warpage prevention +L according to the difference in pattern density on both sides, and the material of the backup material must be considered according to the degree of difference in pattern density. There is a problem that I have to do it.

末完8Aは上記の点に鑑みて為されtコものであり、主
な目的とするところは、111i而の銅箔におけるJ\
ターン密度の差に応じて反りの発生を確実に防止できる
両面銅張偵1−板を提供することである。
Suekan 8A was created in view of the above points, and its main purpose is to improve J\ in the copper foil of 111i.
To provide a double-sided copper-clad plate that can reliably prevent the occurrence of warping depending on the difference in turn density.

本発明を以下図に示す実施例に基いて詳述する。The present invention will be described in detail below based on embodiments shown in the figures.

木兄1f4VC係る両面銅張槽1−板は、基板i11の
序曲に高′:ぞ度バターシの銅箔(2a)が接看剤(4
a)全弁して種層されると共に基板(1)の他面に低密
lfハターシの銅箔(2b)が接着剤(4b)を介1〜
て梢1−さね、+I?I+密度バダーシの銅箔(2a)
かわの接着剤(4a)の厚み(−1)が低密+5ハター
シの銅箔(2)りがわの接着剤(41りの厚み(E2)
より両銅箔(21)(2b)上のパターン密r−v +
、tつに応じて大きくなつ1こことを特徴とするもので
ある高密度パターンの銅箔(2a)は、Mえば印刷とT
ツ子ンクによって1杉11之され、低密1虻バ’)−y
の姉(鍋(2b)はめつきなどによるアディティづ法で
形成4さオ]、第3図に示すように、高、ぞ度パターン
の銅箔(2a)は低密IWハターシの銅箔(2b)より
も大きな厚みの接着剤で基板+11K積層される。各銅
箔(2a、1(2b)に…いる接着剤(4”X4b)の
厚みは、+++j者のバ・ノーシ密度の差にもよるが、
例えば、前者k 100μとL後者を35μとしγこり
、m1者を50μとし後者を35μとして両者の厚みに
著るしい差金つける1、本発明は以上のように、IqI
酎I耐ハターシの銅箔を哉仮[槽1する1こめの接着剤
の厚みを10−密j(1′ハターシの銅箔全基板に種層
するための接着剤の1慎みより、両銅箔間のパターン密
度の差に応IZでときくしている1こめ、高密度パター
ンの銅箔と低密)ずノへターンの銅箔との間の熱膨張率
の差を固接着剤の厚みの差によって相殺でき、」二記の
熱)膨張率の差に基く反りの光生を防I#−,でき、し
かも画面の銅箔のへ今−ン密反の塾に応じて接着剤の厚
みを変えることにより、1ifj曲の銅゛箔のパターン
密度の差に応じて対応する接着剤の厚みの差を変えるこ
とができ、その結果、1111曲の銅箔のパターン密度
の差に正確に対応して速続的に反りの防止を図ることが
できるという利点がある。また高密度がわの銅箔と基板
との闇の接着剤の厚みが大きいことから、高密1fバタ
ーシの銅箔上の回路間の電気性能も向上できるものであ
る。
The double-sided copper-clad tank 1-board related to Kinoe 1f4VC is high' in the overture of board i11.
a) A seed layer is applied to the entire valve, and a low-density LF copper foil (2b) is applied to the other side of the substrate (1) through an adhesive (4b).
Te Kozue 1-Sane, +I? I+ density Badashi copper foil (2a)
The thickness of the glue (4a) (-1) is low density + 5 thick copper foil (2) The glue (41 thickness (E2))
Pattern density r−v + on both copper foils (21) (2b)
The high-density pattern copper foil (2a), which is characterized by increasing size according to M, printing and T
One cedar was planted by Tsusonku, and one low-density horsefly was planted.
As shown in Figure 3, the copper foil (2a) with a high density pattern is the same as the copper foil (2b) with a low density IW pattern. ) The board + 11K is laminated with an adhesive that is thicker than It depends, but
For example, the former k is 100μ and the L latter is 35μ and γ is thick, the m1 is 50μ and the latter is 35μ to create a significant difference in the thickness of the two1.As described above, the present invention
For example, if you are using a layer of copper foil that is resistant to deformation, the thickness of the adhesive for each tank should be set to 10 - J (1'). In response to the difference in pattern density between foils, IZ is concerned with the difference in thermal expansion coefficient between high-density pattern copper foil and low-density patterned copper foil. It can be canceled out by the difference in the thermal expansion coefficient of the two items, and can prevent the warpage caused by the difference in the coefficient of expansion.In addition, the thickness of the adhesive can be adjusted according to the thickness of the copper foil on the screen. By changing , it is possible to change the corresponding difference in the thickness of the adhesive according to the difference in the pattern density of the copper foil of the 1ifj song, and as a result, it can accurately correspond to the difference in the pattern density of the copper foil of the 1111 song. This has the advantage that warping can be rapidly prevented. Furthermore, since the thickness of the adhesive between the high-density copper foil and the board is large, the electrical performance between the circuits on the high-density 1F copper foil can also be improved.

【図面の簡単な説明】[Brief explanation of drawings]

@1図は従来の問題点を示す概略1図、@2図は従来例
を示す概略分解断1m図、第8肉は本発明の一実施例を
示す概略断面図であす、L+lは基板、(2a)は尚密
度パターンの銅箔、(2]りけ低;ぞ度パターンom箔
、(4a)(4b) i(J:接着剤である。
Figure @1 is a schematic 1-meter diagram showing the problems of the conventional method, Figure @2 is a schematic exploded 1-meter diagram showing the conventional example, and figure 8 is a schematic cross-sectional diagram showing an embodiment of the present invention.L+l is the substrate; (2a) is a high-density pattern copper foil, (2) a low-strength pattern om foil, (4a) (4b) i (J: adhesive).

Claims (1)

【特許請求の範囲】[Claims] ill  楠板の序曲に綿密IWパターンの幀4ス1が
唖湾剤を介して抽・―さ′J−L、ると共に紙板のイ(
しi用に低密吹パターンの銅91jが接4剤をプアー 
1−、て積層さイ1.1)11杏度パタ ンの′詞泊か
わの接# 7fllのI’7みが低密度パターンの銅山
かわの接濱剤の厚み1り肯鋼殖上のバター、7密1電比
に応じて大きくなつ1こことIt時像とする両+1ri
調張槓jト4板、。
ill The overture of the camphor board is drawn through the IW pattern through the dumbing agent.
Copper 91j with a low-density blow pattern for
1-, the laminated layer is 1.1) The thickness of the copper mine glue with the low-density pattern is 1. Butter, increases in size according to the 7 density 1 electric ratio, 1 here and It image at both +1ri
4 boards for adjustment.
JP2301082A 1982-02-15 1982-02-15 Both-surface copper lined laminated board Pending JPS58140240A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2301082A JPS58140240A (en) 1982-02-15 1982-02-15 Both-surface copper lined laminated board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2301082A JPS58140240A (en) 1982-02-15 1982-02-15 Both-surface copper lined laminated board

Publications (1)

Publication Number Publication Date
JPS58140240A true JPS58140240A (en) 1983-08-19

Family

ID=12098517

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2301082A Pending JPS58140240A (en) 1982-02-15 1982-02-15 Both-surface copper lined laminated board

Country Status (1)

Country Link
JP (1) JPS58140240A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002016129A1 (en) * 2000-08-25 2002-02-28 Mitsui Mining & Smelting Co.,Ltd. Copper-clad laminate
JP2015147912A (en) * 2014-02-10 2015-08-20 日立化成株式会社 Prepreg, metal-clad laminate, and printed wiring board

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002016129A1 (en) * 2000-08-25 2002-02-28 Mitsui Mining & Smelting Co.,Ltd. Copper-clad laminate
US7851053B2 (en) 2000-08-25 2010-12-14 Mitsui Mining & Smelting Co., Ltd. Copper clad laminate
JP2015147912A (en) * 2014-02-10 2015-08-20 日立化成株式会社 Prepreg, metal-clad laminate, and printed wiring board

Similar Documents

Publication Publication Date Title
JPS58180094A (en) Method of producing multilayer printed circuit board
KR940701633A (en) Printed wire boards and manufacturing method thereof
JPS58140240A (en) Both-surface copper lined laminated board
US4945029A (en) Process for the manufacture of multi-layer circuits with dynamic flexing regions and the flexible circuits made therefrom
JPS6020195U (en) Electromagnetic wave shielding material
JPS60134496A (en) Method of producing multilayer printed circuit board
JPS5816590A (en) Screen plate
JPS61256793A (en) Manufacture of multilayer printed wiring board
JPS6358997A (en) Copper foil with resin for multilayer printed board
JPS60187551U (en) flexible printed wiring board
JPH0621595A (en) Material for printed circuit board
JPS59232495A (en) Method of producing multilayer circuit board
JP3462230B2 (en) Manufacturing method of printed wiring board
JPS5830195A (en) Method of forming laminated board
JPH053160B2 (en)
JPS6248099A (en) Multilayer printed circuit board
JPS6273937A (en) Multilayer printed board
JPS6056533U (en) Moisture-proof interior material
JPS6064831U (en) Board material for white board
JPS60107894A (en) Method of producing multilayer printed circuit board
JPS61127193A (en) Printed wiring sheet and making thereof
JPS58180085A (en) Method of producing paper base material laminated board
JPH0513957A (en) Printed wiring board
JPS6158733A (en) Inner layer board for multilayer substrate
JPS5878750A (en) Manufacture of multilayer printed board