JPS6248099A - Multilayer printed circuit board - Google Patents

Multilayer printed circuit board

Info

Publication number
JPS6248099A
JPS6248099A JP19012485A JP19012485A JPS6248099A JP S6248099 A JPS6248099 A JP S6248099A JP 19012485 A JP19012485 A JP 19012485A JP 19012485 A JP19012485 A JP 19012485A JP S6248099 A JPS6248099 A JP S6248099A
Authority
JP
Japan
Prior art keywords
pattern
area
multilayer printed
product
formation rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19012485A
Other languages
Japanese (ja)
Inventor
憲二 山本
光男 山下
竹俣 孝一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP19012485A priority Critical patent/JPS6248099A/en
Publication of JPS6248099A publication Critical patent/JPS6248099A/en
Pending legal-status Critical Current

Links

Landscapes

  • Laminated Bodies (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔概要〕 本発明の多層プリント板は、製品外エリアに形成される
パターンの形成率と製品エリアのパターンの形成率とが
略同等の比率となるように構成されている。
[Detailed Description of the Invention] [Summary] The multilayer printed board of the present invention is configured such that the formation rate of patterns formed in the area outside the product and the formation rate of the patterns in the product area are approximately the same. There is.

このため多層プリント板の積層時における押圧力が基板
全面に均等に加わるので、ボイド不良やシート切断現象
の発生を回避できる。
For this reason, the pressing force when laminating multilayer printed boards is applied evenly to the entire surface of the board, thereby avoiding the occurrence of void defects and sheet cutting phenomena.

〔産業上の利用分野〕[Industrial application field]

本発明は多層プリント板の製造方法の改良に係り、特に
積層時の圧力分布を均等化することによってボイド不良
等の障害を減少させた多層プリント手反に関する。
The present invention relates to an improvement in a method for manufacturing a multilayer printed board, and particularly to a multilayer printed board in which defects such as void defects are reduced by equalizing the pressure distribution during lamination.

〔従来の技術〕[Conventional technology]

多層プリント板を構成する中間N基板3は、第2図の構
成図に示すように製品エリア1と、該製品エリア1の製
造品質を向上するための補助的な役割を果たす製品外エ
リア2とによって構成されている(製品外エリア2は以
降の工程において切除される)。
As shown in the configuration diagram of FIG. 2, the intermediate N board 3 constituting the multilayer printed board has a product area 1 and a non-product area 2 that plays an auxiliary role to improve the manufacturing quality of the product area 1. (The area 2 outside the product will be removed in the subsequent process).

製品エリア1の外周部に設けられた製品外エリア2は、
多層プリント板の端面が多層プリント板の積層時の加圧
力によって“ダレル”のを防止するためのエリアでもあ
る。従って該製品外エリア2には上記積層時の加圧力に
対抗するための表パターン8および裏パターン9が第3
図に示すように形成されている。
The outside area 2 of the product is provided on the outer periphery of the product area 1.
This area is also used to prevent the end faces of the multilayer printed boards from "darling" due to the pressure applied when the multilayer printed boards are stacked. Therefore, in the area 2 outside the product, a third front pattern 8 and a third back pattern 9 are provided in order to resist the pressing force during lamination.
It is formed as shown in the figure.

以下第3図によって従来の多層プリント板の構造を説明
する。
The structure of a conventional multilayer printed board will be explained below with reference to FIG.

同図に例示したように、従来の多層プリント板は、製品
エリア1側に信号層パターン6および電源・接地層パタ
ーン7を有し、その外周部の製品外エリア2側に表パタ
ーン8および裏パターン9を有して成る中間層基板3と
、該中間層基板3問および該基板3と表面銅箔4間に配
設されて両者を接合する接着シート5 (通称プリプレ
グ)とによって構成されている。
As illustrated in the figure, the conventional multilayer printed board has a signal layer pattern 6 and a power/ground layer pattern 7 on the product area 1 side, and a front pattern 8 and a back pattern on the outside product area 2 side of the outer periphery. It is composed of an intermediate layer substrate 3 having a pattern 9, and an adhesive sheet 5 (commonly known as prepreg) disposed between the three intermediate layer substrates and the substrate 3 and the surface copper foil 4 to bond them together. There is.

その後、それぞれ所定の位置に位置決めされた上記各部
材は、成型治具10によって矢印A−A’方向から押圧
され且つ加熱されることにより、前記接着シート5に含
浸されている接着材がこれら各部材を接合して多層プリ
ント板が完成する。
Thereafter, each of the above-mentioned members positioned at a predetermined position is pressed from the direction of arrow A-A' by the molding jig 10 and heated, so that the adhesive material impregnated in the adhesive sheet 5 is applied to each of these members. The parts are joined to complete a multilayer printed board.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかしながら第2図〜第3図に示した従来の多層プリン
ト板の場合は、製品エリア1のパターンとは無関係に製
品外エリア2のパターンが形成され、しかもこれら製品
外エリア2の各パターンは全層を通じて同一のパターン
を使用するのが常識とされていた。
However, in the case of the conventional multilayer printed circuit boards shown in Figures 2 and 3, the pattern of area 2 outside the product is formed regardless of the pattern of area 1, and each pattern of area 2 outside the product is It was common knowledge to use the same pattern throughout the layers.

従って製品外エリア2には全層を通じて同一部分に同一
パターンが存在することになるので当然その部分の厚さ
が増大する。このため積層時の圧力がそこへ集中し、パ
ターンの無い部分との間に太き未圧力差を生じる。
Therefore, since the same pattern exists in the same part throughout the entire layer in the outside product area 2, the thickness of that part naturally increases. For this reason, the pressure during lamination concentrates there, creating a large unpressure difference between the parts and the parts without patterns.

この圧力差は眉間に空気を巻き込むボイド不良11なら
びに応力集中によって接着シート5が破損するシート切
断現象12の一大要因となり、且つ接着シート5のクッ
ション性をも阻害する(接着シート5は例えばフェルト
、紙等を基材にしているためクッション性は有るが、特
に大きな凹凸には対応することができない)。
This pressure difference is a major factor in the void defect 11 that entrains air between the eyebrows and the sheet cutting phenomenon 12 in which the adhesive sheet 5 is damaged due to stress concentration, and also impairs the cushioning properties of the adhesive sheet 5 (the adhesive sheet 5 is made of felt, for example). Although it has cushioning properties because it is made of paper or the like as a base material, it cannot cope with particularly large irregularities).

本発明は以上のような点に鑑みてなされたちので、その
目的とするところは積層時における製品エリア1と製品
外エリア2との圧力分布の均等化によって上記問題点を
解決した多層プリント板を提供するにある。
The present invention has been made in view of the above points, and its purpose is to provide a multilayer printed board that solves the above problems by equalizing the pressure distribution between the product area 1 and the outside product area 2 during lamination. It is on offer.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は実施例図面第1図に示すように、製品外エリア
2例の表パターン8のパターン形成率が製品エリア1側
の信号層パターン6のパターン形成率と略同等に設定さ
れ、また裏パターン9のパターン形成率も同様に電源・
接地層パターン7のパターン形成率と略同等となるよう
に設定されている。
As shown in FIG. 1 of the embodiment drawings, the present invention is such that the pattern formation rate of the front pattern 8 in the two areas outside the product is set to be approximately equal to the pattern formation rate of the signal layer pattern 6 on the product area 1 side, and Similarly, the pattern formation rate of pattern 9 is
The pattern formation rate is set to be approximately the same as the pattern formation rate of the ground layer pattern 7.

〔作用〕[Effect]

このように構成されたものにおいては、積層時に中間層
基板3および接着シート5に働く押圧力が、製品エリア
1と製品外エリア2とで略等しくなるため、ボイド不良
11やシート切断現象12等の障害を回避することがで
きる。
In this structure, the pressing force acting on the intermediate layer substrate 3 and the adhesive sheet 5 during lamination is approximately equal in the product area 1 and the non-product area 2, so that void defects 11, sheet cutting phenomena 12, etc. obstacles can be avoided.

〔実施例〕〔Example〕

以下図面に示した実施例に基づいて本発明の詳細な説明
する。
The present invention will be described in detail below based on embodiments shown in the drawings.

第1図は本発明の一実施例を示す要部側断面図である。FIG. 1 is a side sectional view of a main part showing an embodiment of the present invention.

なお企図を通じて同一符号は同一物を示すものとする。Note that the same reference numerals refer to the same items throughout the plan.

第1図に示すように本発明の多層プリント板は、中間層
基板3の製品外エリア2例の表パターン8のパターン形
成率(パターン形成率とは、パターン形成部分の面積が
当該エリアの総面積中に占める割合をいう)が、製品エ
リア1側の信号層パターン6のパターン形成率と略同等
に設定され、また裏パターン9のパターン形成率が電源
−接地層パターン7のパターン形成率と略同等に設定さ
れる。なお16は信号層空白部、17は電源・接地層空
白部、1日は表空白部、19は裏空白部である。
As shown in FIG. 1, the multilayer printed board of the present invention has a pattern formation rate of the front pattern 8 in two examples of areas outside the product of the intermediate layer board 3 (pattern formation rate means that the area of the pattern formation part is the total area of the area The pattern formation rate of the back pattern 9 is set to be approximately the same as the pattern formation rate of the signal layer pattern 6 on the product area 1 side. are set approximately equal. Note that 16 is a signal layer blank area, 17 is a power/ground layer blank area, 1st is a front blank area, and 19 is a back blank area.

従って多層プリント板の積層時の圧力分布が製品エリア
1側と製品外エリア2側との間で均等化され、従来例で
述べたようなボイド不良11およびシート切断現象12
の発生が効果的に抑制される。
Therefore, the pressure distribution during lamination of multilayer printed boards is equalized between the product area 1 side and the non-product area 2 side, and void defects 11 and sheet cutting phenomena 12 as described in the conventional example can be prevented.
occurrence is effectively suppressed.

なお上記手段は、各中間層基板3の層毎に、つまり信号
層3aは38同志で、また電源層3bは3b同志でとい
うように実施される。
Note that the above means is carried out for each layer of each intermediate layer substrate 3, that is, 38 signal layers 3a and 38 power supply layers 3b, and so on.

また本実施例では表パターン8.裏パターン9を信号層
パターン6、電源・接地層パターン7と対応させて同一
形状としたが、パターン形成率さえ略同等であればこれ
に限定されるものではない。
Further, in this embodiment, table pattern 8. Although the back pattern 9 is made to correspond to the signal layer pattern 6 and the power/ground layer pattern 7 and have the same shape, the pattern formation rate is not limited to this as long as the pattern formation rate is substantially the same.

〔発明の効果〕〔Effect of the invention〕

本発明は以上説明したように、多層プリント板の積層工
程時における圧力分布を均等化したことによって、ボイ
ド不良ならびにシート切断現象の発生を的確に回避し得
た効果大なるものである。
As explained above, the present invention has a great effect in that the occurrence of void defects and sheet cutting phenomena can be accurately avoided by equalizing the pressure distribution during the lamination process of multilayer printed boards.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す要部側断面図、第2図
は中間層基板の構成を示す平面図、第3図は従来の多層
プリント板の構造を示す要部側断面図である。 図中、1は製品エリア、2は製品外エリア、3は中間層
基板、3aは信号層、3bは電源層、4は表面銅箔、5
は接着シート、6は信号層パターン、7は電源・接地層
パターン、8は表パターン、9は裏パターン、10は成
型治具、11はボイド不良、12はシート切断現象、1
6は信号層空白部、17は電源・接地層空白部、18は
表空白部、19は裏空白部第2図 第3図
Fig. 1 is a side sectional view of the main part showing an embodiment of the present invention, Fig. 2 is a plan view showing the structure of the intermediate layer board, and Fig. 3 is a side sectional view of the main part showing the structure of a conventional multilayer printed board. It is. In the figure, 1 is the product area, 2 is the area outside the product, 3 is the intermediate layer board, 3a is the signal layer, 3b is the power supply layer, 4 is the surface copper foil, 5
1 is an adhesive sheet, 6 is a signal layer pattern, 7 is a power/ground layer pattern, 8 is a front pattern, 9 is a back pattern, 10 is a molding jig, 11 is a void defect, 12 is a sheet cutting phenomenon, 1
6 is a signal layer blank area, 17 is a power/ground layer blank area, 18 is a front blank area, and 19 is a back blank area.

Claims (1)

【特許請求の範囲】 多層プリント板に積層される中間層基板(3)のパター
ン構成において、 製品エリア田と製品外エリア(2)とを有して成る前記
中間層基板(3)の製品外エリア(2)に形成されるパ
ターンの形成率が、対応する製品エリア(1)のパター
ン形成率と略同等に設定されてなることを特徴とする多
層プリント板。
[Claims] In the pattern configuration of an intermediate layer substrate (3) laminated on a multilayer printed board, the intermediate layer substrate (3) has a product area field and an outside product area (2). A multilayer printed board characterized in that the formation rate of the pattern formed in area (2) is set to be approximately equal to the pattern formation rate of the corresponding product area (1).
JP19012485A 1985-08-28 1985-08-28 Multilayer printed circuit board Pending JPS6248099A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19012485A JPS6248099A (en) 1985-08-28 1985-08-28 Multilayer printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19012485A JPS6248099A (en) 1985-08-28 1985-08-28 Multilayer printed circuit board

Publications (1)

Publication Number Publication Date
JPS6248099A true JPS6248099A (en) 1987-03-02

Family

ID=16252792

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19012485A Pending JPS6248099A (en) 1985-08-28 1985-08-28 Multilayer printed circuit board

Country Status (1)

Country Link
JP (1) JPS6248099A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05145235A (en) * 1991-11-20 1993-06-11 Nippon Avionics Co Ltd Manufacture of multilayered printed board and laminated board

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59106194A (en) * 1982-12-10 1984-06-19 富士通株式会社 Method of producing printed circuit board
JPS6154938A (en) * 1984-08-27 1986-03-19 富士通株式会社 Manufacture of multilayer printed board

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59106194A (en) * 1982-12-10 1984-06-19 富士通株式会社 Method of producing printed circuit board
JPS6154938A (en) * 1984-08-27 1986-03-19 富士通株式会社 Manufacture of multilayer printed board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05145235A (en) * 1991-11-20 1993-06-11 Nippon Avionics Co Ltd Manufacture of multilayered printed board and laminated board

Similar Documents

Publication Publication Date Title
US5674596A (en) Component of printed circuit boards
US4884170A (en) Multilayer printed circuit board and method of producing the same
WO1981000367A1 (en) Entry material and method for drilling circuit boards
JPS6248099A (en) Multilayer printed circuit board
JPH0233997A (en) Manufacture of laminate plate of multilayer substrate
JPS6154938A (en) Manufacture of multilayer printed board
JPS60134496A (en) Method of producing multilayer printed circuit board
JPS58148970U (en) Fixing jig for multilayer adhesive
JPS6248098A (en) Multilayer printed circuit board
JPS62252189A (en) Copper clad laminated board
JPS6136893A (en) Manufacture of planar resonance circuit
JPH0434993A (en) Manufacture of multilayer printed wiring board having flexible part
JPS59222301A (en) Decorative board
JPS58148969U (en) Fixing jig for multilayer adhesive
JPH053160B2 (en)
US20020197433A1 (en) Component for use in manufacture of printed circuit boards and laminates
JPS6154695A (en) Method of producing multilayer printed circuit board
JPS6110981Y2 (en)
JP2903893B2 (en) Method for producing copper-clad laminate for multilayer printed wiring board
JPS6248552A (en) Method of laminating multilayer printed board
JPS5878750A (en) Manufacture of multilayer printed board
JPH0290699A (en) Multilayer printed wiring board
JPS63205997A (en) Manufacture of multilayer printed interconnection board
JPH05211392A (en) Manufacture of multilayer printed wiring board
JPS60141177U (en) multilayer wiring board