JPS58134561A - Multilevel transmission system - Google Patents

Multilevel transmission system

Info

Publication number
JPS58134561A
JPS58134561A JP1631582A JP1631582A JPS58134561A JP S58134561 A JPS58134561 A JP S58134561A JP 1631582 A JP1631582 A JP 1631582A JP 1631582 A JP1631582 A JP 1631582A JP S58134561 A JPS58134561 A JP S58134561A
Authority
JP
Japan
Prior art keywords
level
encoder
output
interrupter
class
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1631582A
Other languages
Japanese (ja)
Inventor
Akio Sabato
鯖戸 暁夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1631582A priority Critical patent/JPS58134561A/en
Publication of JPS58134561A publication Critical patent/JPS58134561A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/497Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems by correlative coding, e.g. partial response coding or echo modulation coding transmitters and receivers for partial response systems

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To superpose low-speed information on a data signal without causing disturbance to an online transmission line error monitoring furnction, by slightly altering a class IV partial response encoder and a code rule infringement detector. CONSTITUTION:The class IV partial response encoder 1 receives an input an and generates an output cn. The output sequence cn is divided into two; one is inputted to an interrupter 2 and the other is inputted to a 0-level detector 3. Every time the detector 3 detects the 0 level of the output sequence cn of the encoder 1, one pulse is sent out to a frequency divider 4. Every time the frequency divider 4 counts (k) pulses, control information is sent out to the interrupter 2. On receiving the control information, the interrupter 2 changes a 0 level outputted form the encoder 1 to an (m) level at the point of time to output an output sequence c'n. Therefore, a reception-side decoder receives the output sequence c'n and decodes the C'n in a conventional decoding method.

Description

【発明の詳細な説明】 本発明ハ、クラス■t+−シャルレスポンス符号のデー
タ信号に、更にハウスキーピング情報、転送警報情報等
の低速の情報を重畳して伝送する多値伝送方式に関する
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a multilevel transmission system in which low-speed information such as housekeeping information and transfer alarm information is further superimposed on a data signal of a class t+-character response code and transmitted.

従来、この種の多値伝送方式の例として、ビットレイト
を上げて上記データ信号と同時に低速情報を伝送する方
式があるが、伝送帯域が広がるという欠点があった。ま
た、他の例として、クラス■i4−シャルレスポンス則
を違反させて伝送する方式があるが、受信側のクラス■
・ぐ−シャルレスポンス則違反検出によるオンライン伝
送誤りが監視できなくなるという欠点があった。
Conventionally, as an example of this type of multilevel transmission system, there is a system in which low-speed information is transmitted simultaneously with the data signal by increasing the bit rate, but this method has the drawback of widening the transmission band. In addition, as another example, there is a method of transmitting by violating the class ■i4-char response law, but the class ■
- There was a drawback that it became impossible to monitor online transmission errors due to detection of violations of the physical response law.

従って2本発明の目的は、上記オンライン伝送路誤シ監
視機能に妨害を与えることなしに、データ信号に低速情
報を重量して伝送できる多値伝送方式を提供することに
ある。    ゛本発明によれば、m(≧2)進の信号
である0゜・・・1m−ルベルの信号を入力し−m +
1 +・・・、0゜・・・、m−ルベルの第1の出力信
号を送出するm進(2m−1) 値のクラス■ノや−シ
ャルレスポンス符号器を有する多値伝送方式において、
前記第1の出力信号のθレベルの回数を計数し、該回数
かに毎に制御信号を発するに段の分周器と、前記第1の
出力信号を入力し前記制御信号を受ける毎に0レベルの
信号を予め定められたmレベル、あるいは−mレベルの
どちらかの信号に変換した第2の出力信号を送出する割
込み器とを具備し、該第2の出力信号を受信側に送出す
ることを特徴とする多値伝送方式が得られる。
Accordingly, it is an object of the present invention to provide a multilevel transmission system that allows low-speed information to be added to a data signal and transmitted without interfering with the online transmission path error monitoring function.゛According to the present invention, a signal of 0゜...1m-level, which is an m (≧2)-adic signal, is inputted and -m +
In a multi-level transmission system having an m-adic (2m-1) value class ■ or -sha response encoder that sends out a first output signal of 1 +..., 0°..., m-levels,
a frequency divider that counts the number of times the first output signal is at the θ level and issues a control signal every time the first output signal is input; and an interrupter that outputs a second output signal obtained by converting a level signal into a predetermined m-level or -m-level signal, and transmits the second output signal to a receiving side. A multi-value transmission system is obtained which is characterized by the following.

本発明の詳細な説明に入る前に、クラス■A? −シャ
ルレスポンス方式の符号化および復号化方法について簡
単に説明する。m進(2m−1)値のり2ス■・ぐ−シ
ャルレスポンス方式の符号化方法は。
Before going into a detailed explanation of the present invention, let us first explain the class ■A? - The encoding and decoding method of the social response method will be briefly explained. What is the encoding method of m-adic (2m-1) value Nori2-Gual response method?

符号器の入力系列をan(0≦anくm)とすると。Let the input sequence of the encoder be an (0≦an×m).

ノリコーディングと呼ばれる前処理として。As a preprocessing called Nori-coding.

bn== (an−bn−2)  mOd m    
−(1)を行ない、その後。
bn== (an-bn-2) mOd m
- Do (1) and then.

。n= bn−bn−2”””・・・(2)の相関をと
りて、c  (rri≦Cnくm)を伝送路に送出する
。次に受信側で行われる復号化の方法は。
. n=bn-bn-2"""...The correlation in (2) is taken and c (rri≦Cn×m) is sent to the transmission path.Then, the decoding method performed on the receiving side is as follows.

(1= (c  ) mad m        ・−
・−・(3)n        n とすることによって達せられることが知られている。
(1= (c) mad m ・−
It is known that this can be achieved by (3) nn.

次に2本発明を図面を参照して詳細に説明する。Next, two aspects of the present invention will be explained in detail with reference to the drawings.

図は本発明に適用される符号装置の一実施例の構成を示
したブロック図である。図において、1はクラス1%/
 i4−シアルレスポンス符号器、2は割込み器、3は
θレベル検出器、4は分周器を示している。前述のよう
に、クラス■ノや−シアルレスポンス符号器1は、a 
を入力し、(2)式で示されるCを出力する。出力系列
Cは2手に分けられ。
The figure is a block diagram showing the configuration of an embodiment of a coding device applied to the present invention. In the figure, 1 is class 1%/
i4-Sial response encoder, 2 is an interrupter, 3 is a θ level detector, and 4 is a frequency divider. As mentioned above, the class II/Sial response encoder 1 is a
is input, and C shown by equation (2) is output. Output series C is divided into two hands.

n                        
        n一方は割込み器2へ、他方は0レベ
ル検出器3に入力する。0レベル検出器3は符号器1の
出力系列Cの0レベルを検出する毎にパルスを1ヶ分周
器4に送出する。分周器4では、その・ぐルスをに個数
える毎に2割込み器2へ制御情報を送出する。
n
n One is input to the interrupter 2, and the other is input to the 0 level detector 3. The 0 level detector 3 sends a pulse to the frequency divider 4 by one every time the 0 level of the output series C of the encoder 1 is detected. The frequency divider 4 sends control information to the 2-interrupter 2 every time the frequency divider 4 counts.

制御情報を受けると割込み器2では、その時点で符号器
1からφ力されるθレベルをm(あるいは□ −m)レベルに・変更し、出力系列crlとして出力す
る。
Upon receiving the control information, the interrupter 2 changes the θ level input from the encoder 1 at that time to the m (or □ -m) level, and outputs it as an output sequence crl.

一方、出力系列c/を受ける受信側の復号器では。On the other hand, in the decoder on the receiving side that receives the output sequence c/.

式(3)のCの替わシにcllを復号する。ここで。cll is decoded instead of C in equation (3). here.

(m )mod m = O(あるいは(、−m) m
od m = O)であるから1通常のクラス■パーシ
ャルレスポンス方式の復号方法と全く等しい方法によっ
て復号できることがわかる。したがって、データ信号に
重畳して、伝送路上での変調速度の17に倍の速度を持
つ低速情報の伝送が可能となる。また、受信側の・ぐ−
シアルt・スポンス則違反検出器の入力として、m(あ
るいは−m)レベルの信号を受信したとき、0レベルを
入力するように変、更すればよい。さらに、低速情報で
あるm(または−m)レベルを検出する検出器も受信側
に備えられている。
(m) mod m = O (or (, -m) m
od m = O), it can be seen that the decoding method can be exactly the same as the decoding method of the normal class ■partial response method. Therefore, it is possible to transmit low-speed information at a speed 17 times the modulation speed on the transmission path by superimposing it on the data signal. Also, the receiving side
When a signal of m (or -m) level is received as an input of the sial t-sponse law violation detector, it may be changed so that 0 level is input. Furthermore, a detector for detecting the m (or -m) level, which is low-speed information, is also provided on the receiving side.

本発明による多値伝送方式では、レベル数が2m−1個
から2m個になってルベル増加するが、実用上2mは2
0幕乗となっている場合が多く、また受信識別器出力は
2の幕乗構成となっている場合が殆んどであるので問題
はない。
In the multilevel transmission system according to the present invention, the number of levels increases from 2m-1 to 2m, but in practice 2m is 2m.
There are many cases in which the signal is multiplied by 0 curtains, and the output of the receiving discriminator is almost always multiplied by 2 curtains, so there is no problem.

以上の説明で明らかなように1本発明によれば送信側の
クラス■・に−シアルレスポンス符号器と受信側のクラ
ス■・P−シアルレスポンス符号則違反検出器を極めて
僅か変更することにより、データ信号に重畳して低速の
情報を伝送することが可能となり、得られる効果は大で
ある。
As is clear from the above description, according to the present invention, by extremely slightly changing the class ■-sial response encoder on the transmitting side and the class ■-sial response coding rule violation detector on the receiving side, It becomes possible to transmit low-speed information by superimposing it on a data signal, and the effect obtained is significant.

【図面の簡単な説明】[Brief explanation of the drawing]

図は本発明に適用される符号装置の一実施例の構成を示
したブロック図である。 記号の説明:lはクラスpJ ノe−シアルレスポンス
符号器、2は割込み器、3は0レベル検出器。 4は分周器、anはクラス■・ぐ−シアルレスポンス出
力系列をそれぞれあられしている。
The figure is a block diagram showing the configuration of an embodiment of a coding device applied to the present invention. Explanation of symbols: l is a class pJ no e-sial response encoder, 2 is an interrupter, and 3 is a 0 level detector. 4 denotes a frequency divider, and an denotes a class ①/Grusial response output series, respectively.

Claims (1)

【特許請求の範囲】[Claims] 1、m(≧2)進の信号である0、・・・9m−ルベル
の信号を入力し−m+1.・・・、O2・・・9m−ル
ベルの第1の出力信号を送′出するm進(2m−1)値
のクラス■z?−シャルレスポンス符号器ヲ有する多値
伝送方式において、前記第1の出力信号のOレベルの回
数を計数し、該回数かに毎に制御信号を発するに段の分
周器と、前記第1の出力信号を入力し前記制御信号を受
ける毎にOレベルの信号を予め定められたmレベル、あ
るいは−mレベルのどちらかの信号に変換した第2の出
力信号を送出する割込み器とを具備し、該第2の出力信
号を受信側に送出することを特徴とする多値伝送方式〇
1, a signal of 0, . . . 9 m-levels, which is an m (≧2) base signal, is input, and -m+1. ..., O2...9m-Lebel's first output signal is sent from the m-adic (2m-1) value class ■z? - a multi-value transmission system having a social response encoder; and an interrupter that inputs an output signal and sends out a second output signal obtained by converting an O level signal into a predetermined m level or -m level signal each time the control signal is received. , a multilevel transmission method characterized in that the second output signal is sent to the receiving side.
JP1631582A 1982-02-05 1982-02-05 Multilevel transmission system Pending JPS58134561A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1631582A JPS58134561A (en) 1982-02-05 1982-02-05 Multilevel transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1631582A JPS58134561A (en) 1982-02-05 1982-02-05 Multilevel transmission system

Publications (1)

Publication Number Publication Date
JPS58134561A true JPS58134561A (en) 1983-08-10

Family

ID=11913071

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1631582A Pending JPS58134561A (en) 1982-02-05 1982-02-05 Multilevel transmission system

Country Status (1)

Country Link
JP (1) JPS58134561A (en)

Similar Documents

Publication Publication Date Title
US5410309A (en) Method and system for communicating data
JP2621884B2 (en) Communication method and encoding device
GB1528329A (en) Framing in data bit transmission
JPS58134561A (en) Multilevel transmission system
JP2957665B2 (en) HDB3, AMI coding rule violation detection device
JP2611770B2 (en) Error rate detection method
JPH0918461A (en) Data receiver
JPH0136743B2 (en)
JPH0294841A (en) Data transmission system for scramble processing code
JPH0360248A (en) Detection circuit for input interruption of cmi signal
JP2549152B2 (en) Code error detection circuit
JPH0131744B2 (en)
RU2214061C2 (en) Data transfer device
JPS63219226A (en) Decoding circuit
JP2697552B2 (en) Code error detection circuit
SU788406A1 (en) Device for receving discrete information with supervisory feedback
JPS61263326A (en) Method for detecting frame synchronization
JPS62199138A (en) Detecting method and apparatus for error in parallel transmission
JPS6126347A (en) Loop network controlling system
SU847519A1 (en) Method of measuring error coefficient in discrete channel
SU801284A1 (en) Device for receiving information through communication channels
JP2001119326A (en) Transmission line monitoring device
JP4511872B2 (en) Communication device and predetermined level signal detection circuit used therefor
GB2118006A (en) Transmission systems
JPS61283240A (en) Coding system