JPS58129564A - インタロツク装置 - Google Patents

インタロツク装置

Info

Publication number
JPS58129564A
JPS58129564A JP57010063A JP1006382A JPS58129564A JP S58129564 A JPS58129564 A JP S58129564A JP 57010063 A JP57010063 A JP 57010063A JP 1006382 A JP1006382 A JP 1006382A JP S58129564 A JPS58129564 A JP S58129564A
Authority
JP
Japan
Prior art keywords
path
interlock
signal
processor
response
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57010063A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62546B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Tetsuya Kawakami
河上　哲也
Tadaaki Bando
忠秋 坂東
Yasushi Fukunaga
泰 福永
Yoshinari Hiraoka
平岡　良成
Hidekazu Matsumoto
松本　秀和
Takeshi Kato
猛 加藤
Toshiyuki Ide
井手　寿之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Industry and Control Solutions Co Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP57010063A priority Critical patent/JPS58129564A/ja
Publication of JPS58129564A publication Critical patent/JPS58129564A/ja
Publication of JPS62546B2 publication Critical patent/JPS62546B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
JP57010063A 1982-01-27 1982-01-27 インタロツク装置 Granted JPS58129564A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57010063A JPS58129564A (ja) 1982-01-27 1982-01-27 インタロツク装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57010063A JPS58129564A (ja) 1982-01-27 1982-01-27 インタロツク装置

Publications (2)

Publication Number Publication Date
JPS58129564A true JPS58129564A (ja) 1983-08-02
JPS62546B2 JPS62546B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-01-08

Family

ID=11739916

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57010063A Granted JPS58129564A (ja) 1982-01-27 1982-01-27 インタロツク装置

Country Status (1)

Country Link
JP (1) JPS58129564A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04199254A (ja) * 1990-11-26 1992-07-20 Pfu Ltd マイクロコンピュータシステム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04199254A (ja) * 1990-11-26 1992-07-20 Pfu Ltd マイクロコンピュータシステム

Also Published As

Publication number Publication date
JPS62546B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-01-08

Similar Documents

Publication Publication Date Title
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
CA1324837C (en) Synchronizing and processing of memory access operations in multiprocessor systems
US7155551B2 (en) Hardware semaphore intended for a multi-processor system
US6175888B1 (en) Dual host bridge with peer to peer support
JPH01200466A (ja) データ処理システム
CN117112246B (zh) 自旋锁的控制装置
JP2001333137A (ja) 自主動作通信制御装置及び自主動作通信制御方法
JPS58129564A (ja) インタロツク装置
JP2813182B2 (ja) マルチプロセッサコンピュータ複合装置
US5404549A (en) Method for efficient access of data stored in a nexus table using queue tag indexes in a table portion
JPS60173655A (ja) マルチプロセツサのメモリ方式
US20010007114A1 (en) Control apparatus and control method
JPH01152546A (ja) アクセス管理手段及びアクセス要求衝突管理ユニットの利用方法
JPS6153747B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0330175B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3206580B2 (ja) Ｄｍａデータ転送制御方法及び入出力処理装置
EP0464637B1 (en) Expanded memory unit
JPS63175964A (ja) 共有メモリ
JP3304503B2 (ja) ２重系マルチプロセッサシステム
JP3049125B2 (ja) Ｃｐｕ間割込み制御装置
JPS59125465A (ja) マルチプロセツサシステム
KR0171771B1 (ko) 컴퓨터 시스템에 있어서 어드레스 버스 잠금 제어장치
JP2966038B2 (ja) ディジタルデータ処理ユニット調停装置及び方法
KR980010796A (ko) 파일의 고속 전송 시스템 및 제어방법
JPH08278954A (ja) ローディング方法およびデータ処理システム