JPS58116831A - クロツクパルス発生回路 - Google Patents

クロツクパルス発生回路

Info

Publication number
JPS58116831A
JPS58116831A JP56210401A JP21040181A JPS58116831A JP S58116831 A JPS58116831 A JP S58116831A JP 56210401 A JP56210401 A JP 56210401A JP 21040181 A JP21040181 A JP 21040181A JP S58116831 A JPS58116831 A JP S58116831A
Authority
JP
Japan
Prior art keywords
pulse
circuit
phase
signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56210401A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0158898B2 (enExample
Inventor
Tetsuo Inose
猪瀬 哲男
Masahiro Niino
新納 正博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP56210401A priority Critical patent/JPS58116831A/ja
Publication of JPS58116831A publication Critical patent/JPS58116831A/ja
Publication of JPH0158898B2 publication Critical patent/JPH0158898B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56210401A 1981-12-30 1981-12-30 クロツクパルス発生回路 Granted JPS58116831A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56210401A JPS58116831A (ja) 1981-12-30 1981-12-30 クロツクパルス発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56210401A JPS58116831A (ja) 1981-12-30 1981-12-30 クロツクパルス発生回路

Publications (2)

Publication Number Publication Date
JPS58116831A true JPS58116831A (ja) 1983-07-12
JPH0158898B2 JPH0158898B2 (enExample) 1989-12-14

Family

ID=16588700

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56210401A Granted JPS58116831A (ja) 1981-12-30 1981-12-30 クロツクパルス発生回路

Country Status (1)

Country Link
JP (1) JPS58116831A (enExample)

Also Published As

Publication number Publication date
JPH0158898B2 (enExample) 1989-12-14

Similar Documents

Publication Publication Date Title
US4599598A (en) Data transmission system utilizing power line
US4556865A (en) Data transmission system utilizing power line
US4606050A (en) System for detecting and recovering a transmitted signal
EP0153932B1 (en) Frequency and phase comparator with slip detection capability
JPS6340080B2 (enExample)
JP2597239B2 (ja) ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法
EP0366124A1 (en) Field discrimination circuit
JPS60132468A (ja) タイミングパルス発生方法及び装置
US4608602A (en) Circuit for generating a control signal for the field deflection in a picture display device
JPS58116831A (ja) クロツクパルス発生回路
EP0392618B1 (en) Apparatus for generating a horizontal reset signal synchronous with a subcarrier locked clock
US5900914A (en) Horizontal synchronizing signal-generating circuit and method therefor
US4955040A (en) Method and apparatus for generating a correction signal in a digital clock recovery device
US4079327A (en) Signal transition detector
US4654705A (en) Two channel audio scrambling system
JPS58177049A (ja) フレ−ム同期パタ−ン検出方式
JPS6362144B2 (enExample)
SU1107314A1 (ru) Устройство синхронизации
JP2865441B2 (ja) 垂直同期信号検出回路およびそれを利用したオンスクリーン表示回路
US4706110A (en) Apparatus for decoding a PAL standard color television signal
JPH09200566A (ja) 信号判別回路及び同期信号発生器
JPH0124992Y2 (enExample)
JPS6265535A (ja) クロツク非同期デ−タ検出方式
JPS6010986A (ja) デ−タ取込み回路
SU1552391A1 (ru) Формирователь опорного напр жени дл демодул тора фазоманипулированных сигналов