JPS58114541A - 符号変換回路 - Google Patents
符号変換回路Info
- Publication number
- JPS58114541A JPS58114541A JP56209994A JP20999481A JPS58114541A JP S58114541 A JPS58114541 A JP S58114541A JP 56209994 A JP56209994 A JP 56209994A JP 20999481 A JP20999481 A JP 20999481A JP S58114541 A JPS58114541 A JP S58114541A
- Authority
- JP
- Japan
- Prior art keywords
- bit
- signal
- code
- signals
- complementary code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209994A JPS58114541A (ja) | 1981-12-28 | 1981-12-28 | 符号変換回路 |
| CA000401079A CA1186763A (en) | 1981-04-20 | 1982-04-15 | Consecutive identical digit suppression system in a digital communication system |
| GB8211095A GB2098432B (en) | 1981-04-20 | 1982-04-16 | Consecutive identical digit suppression system |
| DE3214150A DE3214150C2 (de) | 1981-04-20 | 1982-04-17 | Schaltungsanordnung zum Begrenzen der Anzahl gleicher aufeinanderfolgender Bits in einer Folge von Bits bei einer digitalen Übertragungseinrichtung |
| US06/369,838 US4502143A (en) | 1981-04-20 | 1982-04-19 | Consecutive identical digit suppression system in a digital communication system |
| NLAANVRAGE8201608,A NL185969C (nl) | 1981-04-20 | 1982-04-19 | Bit-invoegsysteem voor het vermijden van een teveel aan opeenvolgende identieke bits. |
| FR8206678A FR2504327A1 (fr) | 1981-04-20 | 1982-04-19 | Systeme de suppression de chiffres identiques consecutifs d'un systeme de transmission numerique |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209994A JPS58114541A (ja) | 1981-12-28 | 1981-12-28 | 符号変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58114541A true JPS58114541A (ja) | 1983-07-07 |
| JPS6338901B2 JPS6338901B2 (OSRAM) | 1988-08-02 |
Family
ID=16582093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56209994A Granted JPS58114541A (ja) | 1981-04-20 | 1981-12-28 | 符号変換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58114541A (OSRAM) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63234632A (ja) * | 1987-03-23 | 1988-09-29 | Nippon Telegr & Teleph Corp <Ntt> | 誤り訂正機能を有するバイフエ−ズ符号伝送方法 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02106245A (ja) * | 1988-10-11 | 1990-04-18 | Matsuura Tekkosho:Kk | ワーク受け渡し装置 |
-
1981
- 1981-12-28 JP JP56209994A patent/JPS58114541A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63234632A (ja) * | 1987-03-23 | 1988-09-29 | Nippon Telegr & Teleph Corp <Ntt> | 誤り訂正機能を有するバイフエ−ズ符号伝送方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6338901B2 (OSRAM) | 1988-08-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0890244B1 (en) | Transition controlled balanced encoding scheme | |
| US5974464A (en) | System for high speed serial video signal transmission using DC-balanced coding | |
| US4818995A (en) | Parallel transmission system | |
| EP0610204B1 (en) | Line code using block inversion for high speed links | |
| US4486739A (en) | Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code | |
| US5163092A (en) | Parallel scrambler used in sonet data transmission | |
| US6031473A (en) | Digital communications using serialized delay line | |
| US5550874A (en) | Clock synchronizing circuit of data transmission system | |
| US4807290A (en) | Self-synchronizing scrambler | |
| JPS58114541A (ja) | 符号変換回路 | |
| US6847692B2 (en) | Data transmission system | |
| US4771400A (en) | Bit density controller | |
| CN1141806C (zh) | 光同步数字传输系统中的并行帧同步加/解扰码器 | |
| EP0800292B1 (en) | Time division multiplexing of digital video signals | |
| JPS58114542A (ja) | 符号変換回路 | |
| JPS58111452A (ja) | 符号変換回路 | |
| CA1205586A (en) | Apparatus for receiving high-speed data in packet form | |
| KR100219481B1 (ko) | 시디롬 디코더의 디스크램블링 데이타 생성방법 및그장치와이를이용한디스크램블러 | |
| CN107846417B (zh) | 一种基于fpga的cpri自适应解码系统实现方法 | |
| KR100362194B1 (ko) | 병렬스크램블러/디스크램블러 | |
| JP2674799B2 (ja) | 高能率ディジタル分岐挿入装置 | |
| KR100210394B1 (ko) | 다치논리데이터송신시스템 | |
| US4747099A (en) | PCM communication apparatus | |
| JPH0541697A (ja) | 多重化方式 | |
| JPH0438174B2 (OSRAM) |