JPS5811341U - PLL synthesizer circuit - Google Patents

PLL synthesizer circuit

Info

Publication number
JPS5811341U
JPS5811341U JP10591181U JP10591181U JPS5811341U JP S5811341 U JPS5811341 U JP S5811341U JP 10591181 U JP10591181 U JP 10591181U JP 10591181 U JP10591181 U JP 10591181U JP S5811341 U JPS5811341 U JP S5811341U
Authority
JP
Japan
Prior art keywords
low
pass filter
output
controlled oscillator
voltage controlled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10591181U
Other languages
Japanese (ja)
Inventor
昌行 松尾
安彦 利夫
邦治 竪月
Original Assignee
松下電工株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 松下電工株式会社 filed Critical 松下電工株式会社
Priority to JP10591181U priority Critical patent/JPS5811341U/en
Publication of JPS5811341U publication Critical patent/JPS5811341U/en
Pending legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来例の回路ブロック図、第2図、第3図a、
  bは同上の動作説明図、第4図は本考案の一実施例
の回路プロYり図、第5図は同上の要部の具体回路図、
第6図は同上を用いたワイヤレスインタホーンの回路ブ
ロック図であり、1は位相比較器、2は第1のローパス
フィルタ、3はバッファ増幅器、4は電圧制御発振器、
6はプログラマブルデイバイダ、fSは基準周波数、f
oは出力周波数である。 2 1 3   5    4
Fig. 1 is a circuit block diagram of a conventional example, Fig. 2, Fig. 3 a,
b is an explanatory diagram of the same operation as above, Fig. 4 is a circuit diagram of an embodiment of the present invention, Fig. 5 is a specific circuit diagram of the main part of the same as above,
FIG. 6 is a circuit block diagram of a wireless interphone using the same as above, in which 1 is a phase comparator, 2 is a first low-pass filter, 3 is a buffer amplifier, 4 is a voltage controlled oscillator,
6 is a programmable divider, fS is a reference frequency, f
o is the output frequency. 2 1 3 5 4

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 電圧制御発振器と、該電圧制御発振器の出力周波数を分
周するプログラマブルデイバイダと、該プログラマブル
デイバイダの出力周波数と基準周波数との位相を比較す
る位相比較器と、該位相比較器の比較出力を入力する第
1のローパスフィルタと、バッファ増巾器を介して第1
のローパスフィルタの出力を入力する第2のローパスフ
ィルタとを有し、該第2のローパスフィルタの出力で電
圧制御発振器の発振周波数を制御するようにして成′る
PLLシンセサイザ回路。
A voltage controlled oscillator, a programmable divider that divides the output frequency of the voltage controlled oscillator, a phase comparator that compares the phase between the output frequency of the programmable divider and a reference frequency, and a comparison output of the phase comparator. A first low-pass filter inputs and a first low-pass filter input through a buffer amplifier.
a second low-pass filter inputting the output of the low-pass filter, and the oscillation frequency of a voltage controlled oscillator is controlled by the output of the second low-pass filter.
JP10591181U 1981-07-15 1981-07-15 PLL synthesizer circuit Pending JPS5811341U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10591181U JPS5811341U (en) 1981-07-15 1981-07-15 PLL synthesizer circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10591181U JPS5811341U (en) 1981-07-15 1981-07-15 PLL synthesizer circuit

Publications (1)

Publication Number Publication Date
JPS5811341U true JPS5811341U (en) 1983-01-25

Family

ID=29900427

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10591181U Pending JPS5811341U (en) 1981-07-15 1981-07-15 PLL synthesizer circuit

Country Status (1)

Country Link
JP (1) JPS5811341U (en)

Similar Documents

Publication Publication Date Title
JPS5811341U (en) PLL synthesizer circuit
JPS60114441U (en) Phase-locked oscillator circuit
JPS5956859U (en) PLL channel selection device
JPS5849285U (en) timer clock circuit
JPS5927639U (en) Phase throttle loop circuit
JPS5811342U (en) Phase-locked frequency synthesizer
JPS60132038U (en) PLL circuit
JPS5929813U (en) Structure of frequency modulation circuit
JPS59129228U (en) PLL circuit
JPS5948144U (en) frequency synthesizer
JPS59147344U (en) Receiving machine
JPS6359431U (en)
JPS6032838U (en) PLL circuit
JPS58194515U (en) oscillation circuit
JPS58109345U (en) PLL synthesizer control circuit
JPS59104636U (en) frequency synthesizer
JPS59189357U (en) wideband radio
JPS5864134U (en) tuner circuit
JPS58144929U (en) PLL synthesizer tuner
JPS58164342U (en) frequency synthesizer
JPS62159029U (en)
JPS6178439U (en)
JPS59132248U (en) phase locked circuit
JPS5996951U (en) Electronic channel selection device
JPS583643U (en) Pulse transmitter