JPS58108702U - automatic train deceleration device - Google Patents
automatic train deceleration deviceInfo
- Publication number
- JPS58108702U JPS58108702U JP16380882U JP16380882U JPS58108702U JP S58108702 U JPS58108702 U JP S58108702U JP 16380882 U JP16380882 U JP 16380882U JP 16380882 U JP16380882 U JP 16380882U JP S58108702 U JPS58108702 U JP S58108702U
- Authority
- JP
- Japan
- Prior art keywords
- train
- counter
- speed
- storage device
- deceleration device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来のパターン発生の例を示す。第2図は第1
図に示す例の出力を示す。第3図は本考案によるパター
ン発生方式の実施例を示す。第4図は記憶装置の内容の
例を示す。第5図は記憶装置内のプログラムの例。第6
図はカウンタと記憶装置の接続を示す例。第7図は本考
案を用いて列車制御を行う方式の例を示す。第8図は本
考案の他の実施例を示す。
1・二・速度検出器、2,3・・・カウンタ、4・・・
制御回路、11・・・速度検出器、12・・・受信器、
13・・・カウンタ、14・・・記憶装置、15゛・・
・分周器、16・・・加算器、17・・・レジスタ、1
B、 19. 20・・・フリップフロップ、21,
22.23.24・・・ゲート回路、Ao、 A、、
A2. An−・・記憶装置の番地指定入力、Oo、O
n・・・記憶装置の出力、4・・・デコーダー、000
〜111・・・読み出し線、31・・・速度パターン発
生部、32・・・周波数発生部、33・・・周波数比較
器、41・・・カウンタ、42・・・加算器。FIG. 1 shows an example of conventional pattern generation. Figure 2 is the first
Shows the output of the example shown in the figure. FIG. 3 shows an embodiment of the pattern generation method according to the present invention. FIG. 4 shows an example of the contents of the storage device. FIG. 5 is an example of a program in a storage device. 6th
The figure shows an example of the connection between a counter and a storage device. FIG. 7 shows an example of a method for controlling trains using the present invention. FIG. 8 shows another embodiment of the invention. 1, 2, speed detector, 2, 3...counter, 4...
Control circuit, 11...speed detector, 12...receiver,
13...Counter, 14...Storage device, 15゛...
・Frequency divider, 16... Adder, 17... Register, 1
B, 19. 20...Flip-flop, 21,
22.23.24...Gate circuit, Ao, A...
A2. An-...Storage device address specification input, Oo, O
n... Output of storage device, 4... Decoder, 000
~111... Readout line, 31... Speed pattern generation section, 32... Frequency generation section, 33... Frequency comparator, 41... Counter, 42... Adder.
Claims (1)
ターンによって列車を自動減速するものにおいて、車上
に、地上からの信号を受信する受信器と、列車速度に比
例した周波数のパルス列を発生する手段と、前記受信器
の動作後に前記周波数信号を計数するカウンタと、この
カウンタの計数内容毎に基準速度に対応する薮値を記憶
した記憶装置とを有し、前記列車が前記受信器の動作後
所定距離進む毎に記憶装置からカウンタの計数内容に対
応した数値信号を読み出し前記速度パターンとすること
を特徴とする列車自動減速装置。A system that automatically decelerates a train based on a speed pattern in which the standard speed changes sequentially with respect to the distance traveled by the train, has a receiver on the train that receives signals from the ground, and generates a pulse train with a frequency proportional to the train speed. means, a counter for counting the frequency signal after the operation of the receiver, and a storage device storing a bush value corresponding to a reference speed for each count of the counter, An automatic train deceleration device characterized in that each time a train travels a predetermined distance, a numerical signal corresponding to the count of a counter is read out from a storage device and used as the speed pattern.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16380882U JPS58108702U (en) | 1982-10-27 | 1982-10-27 | automatic train deceleration device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16380882U JPS58108702U (en) | 1982-10-27 | 1982-10-27 | automatic train deceleration device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS58108702U true JPS58108702U (en) | 1983-07-25 |
Family
ID=30102052
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16380882U Pending JPS58108702U (en) | 1982-10-27 | 1982-10-27 | automatic train deceleration device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58108702U (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4995307A (en) * | 1973-01-13 | 1974-09-10 |
-
1982
- 1982-10-27 JP JP16380882U patent/JPS58108702U/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4995307A (en) * | 1973-01-13 | 1974-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS58108702U (en) | automatic train deceleration device | |
JPS5827708U (en) | Inter-vehicle distance detection device | |
JPS60193257U (en) | Automatic coating machine coating amount abnormality detection device | |
JPS613588U (en) | counter circuit | |
JPS5899611U (en) | Measuring device | |
JPS59118590U (en) | Ink level display device for automatic drafting machine | |
JPS6017417U (en) | Fixed amount dispensing device | |
JPS60116507U (en) | numerical control device | |
JPS5899608U (en) | Measuring device | |
JPS6053485U (en) | Master/slave type servo manipulator control device | |
JPS5936096U (en) | tape counter device | |
JPS59193483U (en) | Game machine management device | |
JPS6068171U (en) | Automatic door stop control device | |
JPS5873645U (en) | Automatic tuner selection control device | |
JPS58187813U (en) | Servo control device | |
JPS5899613U (en) | Measuring device | |
JPS5830373U (en) | Reference signal detection circuit | |
JPS5894148U (en) | Automatic cue device for tape recorder | |
JPS6068172U (en) | Automatic door stop control device | |
JPS583321U (en) | Vehicle gear shift position detection device | |
JPS58196330U (en) | Winder overspeed detection circuit | |
JPS591138U (en) | Automatic reversal signal generation circuit for magnetic tape running direction | |
JPS5851372U (en) | Media remaining amount alarm device | |
JPS58100166U (en) | Vehicle automatic driving control device | |
JPS5988707U (en) | Event counter control circuit |