JPS58105318A - リセツト制御方式 - Google Patents

リセツト制御方式

Info

Publication number
JPS58105318A
JPS58105318A JP56204206A JP20420681A JPS58105318A JP S58105318 A JPS58105318 A JP S58105318A JP 56204206 A JP56204206 A JP 56204206A JP 20420681 A JP20420681 A JP 20420681A JP S58105318 A JPS58105318 A JP S58105318A
Authority
JP
Japan
Prior art keywords
latch
signal
reset
error
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56204206A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6141004B2 (enExample
Inventor
Tetsuo Okamoto
岡本　哲郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56204206A priority Critical patent/JPS58105318A/ja
Publication of JPS58105318A publication Critical patent/JPS58105318A/ja
Publication of JPS6141004B2 publication Critical patent/JPS6141004B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Retry When Errors Occur (AREA)
JP56204206A 1981-12-17 1981-12-17 リセツト制御方式 Granted JPS58105318A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56204206A JPS58105318A (ja) 1981-12-17 1981-12-17 リセツト制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56204206A JPS58105318A (ja) 1981-12-17 1981-12-17 リセツト制御方式

Publications (2)

Publication Number Publication Date
JPS58105318A true JPS58105318A (ja) 1983-06-23
JPS6141004B2 JPS6141004B2 (enExample) 1986-09-12

Family

ID=16486585

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56204206A Granted JPS58105318A (ja) 1981-12-17 1981-12-17 リセツト制御方式

Country Status (1)

Country Link
JP (1) JPS58105318A (enExample)

Also Published As

Publication number Publication date
JPS6141004B2 (enExample) 1986-09-12

Similar Documents

Publication Publication Date Title
US4684885A (en) Arrangement for on-line diagnostic testing of an off-line standby processor in a duplicated processor configuration
US4428044A (en) Peripheral unit controller
US3303474A (en) Duplexing system for controlling online and standby conditions of two computers
US5185877A (en) Protocol for transfer of DMA data
US4358823A (en) Double redundant processor
US5644700A (en) Method for operating redundant master I/O controllers
US5163138A (en) Protocol for read write transfers via switching logic by transmitting and retransmitting an address
JPS5812603B2 (ja) 入出力活動監視装置
GB1581597A (en) Computer system
CN118295949A (zh) 一种数据传输方法、装置、电子设备及存储介质
JPS58105318A (ja) リセツト制御方式
JPS6135739B2 (enExample)
JPS599927B2 (ja) デ−タ転送制御方式
JPS6361337A (ja) 自動リセツト方法
JPH0318958A (ja) マルチプロセッサシステム
JPS62245362A (ja) マルチプロセツサシステムのリセツト方式
JPS59200365A (ja) 制御情報転送方式
JPS6019532B2 (ja) エラー検出制御方式
JPS59121519A (ja) 入出力制御装置におけるクロツク停止制御方式
JPS597971B2 (ja) 入出力装置の制御方式
JPS634210B2 (enExample)
JPS59139456A (ja) 実時間タイマ割込み制御方式
JPH0142010B2 (enExample)
JPS6117425B2 (enExample)
JP2002215201A (ja) 監視制御装置