JPS58101427A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS58101427A
JPS58101427A JP56200458A JP20045881A JPS58101427A JP S58101427 A JPS58101427 A JP S58101427A JP 56200458 A JP56200458 A JP 56200458A JP 20045881 A JP20045881 A JP 20045881A JP S58101427 A JPS58101427 A JP S58101427A
Authority
JP
Japan
Prior art keywords
pattern
film
mask
radiated
etched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56200458A
Other languages
Japanese (ja)
Inventor
Kazuhiko Tsuji
和彦 辻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56200458A priority Critical patent/JPS58101427A/en
Publication of JPS58101427A publication Critical patent/JPS58101427A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers

Abstract

PURPOSE:To form a resist pattern with minute opening dimension by a method wherein two sides constituting angle of opening are formed by two different kinds of photomask. CONSTITUTION:A conductive pattern 2 on Si substrate 1 is covered with SiO23 and positive type exposing resin 4 and radiated from ultraviolet ray X using a mask in case of forming the pattern 2 to make exposure region 4. Said pattern 2 is radiated from another ultraviolet ray Y adjusting the amount radiated so that the region 5 radiated from the ultraviolet rays X, Y may be resolved into developer in the thickness direction. After the development, the region 5 is completely removed to form an opening 6 exposing the SiO2 film 3. Said film 3 is etched utilizing residual resin as a mask to expose the conductive layer 2 forming a conductive layer pattern 7'. Through these constitution, minute rectangular port with small opening dimension may be formed enabling to manufacture a semiconductor device with high density.

Description

【発明の詳細な説明】 本発明は半導体装置の製造工程において、微細かつ正確
な開孔部を形成する方法を提供するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention provides a method for forming fine and accurate openings in the manufacturing process of semiconductor devices.

半導体装置の製造工程において、被食刻膜に開孔部を形
成する方法はたとえば被食刻膜上に感光性樹脂膜を一機
に形成し、所定の開孔パターンを有するフォトマスクを
使用し、選択的に紫外線を照射し、現像・定着処理を行
ない感光性樹脂膜にパターンを形成する。しかる後、通
常の食刻法により、前記被食刻膜たとえば絶縁薄膜に所
定の開孔パターンを形成する。
In the manufacturing process of semiconductor devices, a method of forming openings in a film to be etched is, for example, by forming a photosensitive resin film on the film to be etched in one step, and using a photomask having a predetermined pattern of holes. A pattern is formed on the photosensitive resin film by selectively irradiating it with ultraviolet rays and performing development and fixing processes. Thereafter, a predetermined pattern of holes is formed in the film to be etched, such as an insulating thin film, by a normal etching method.

かかる方法では開孔パターンの寸法が小さくなると矩形
あるいは正方形のフォトマスクおよびレジストの開孔パ
ターンの角が丸くなり、微細な正方形パターンが円形と
なり、極端な場合には光の回折・乱反射により開孔パタ
ーンが形成できないという欠点がある。
In this method, when the dimensions of the aperture pattern become smaller, the corners of the rectangular or square photomask and resist aperture patterns become rounded, the fine square patterns become circular, and in extreme cases, the apertures become distorted due to light diffraction and diffuse reflection. The disadvantage is that a pattern cannot be formed.

本発明は上記欠点を改良せんがためになされたものであ
り、絶縁膜を介して配置された第1の導体層と第2の導
体層を接続するための開孔部を形成する場合を例にして
説明する。
The present invention has been made to improve the above-mentioned drawbacks, and the present invention is exemplified by forming an opening for connecting a first conductor layer and a second conductor layer arranged through an insulating film. Let me explain.

本発明の一実施例を第1図にもとすいて説明する。半導
体基板1上には第1の導電層よりなる導電層パターン2
が形成され、さらに基板1.パターン2上に絶縁膜3が
形成されている。被食刻膜たとえば絶縁膜3上にポジ型
感光性樹脂4を形成する(ム)。なお、基板1表面に絶
縁膜(図示せず)が形成され、この上にたとえば多結晶
シリコン等のパターン2が形成されていてもよい。次に
第1の導体層パターン2を形成したときのフォトマスク
あるいはレチクル(以下筒1のフォトマスクと略す)を
用い、感光性樹脂膜4に選択的に第1の紫外線Iを照射
する。4″は紫外線照射領域である続部分で前記第1の
フォトマスクと交差しかつ前記第1のフォトマスクと異
なる方向に接続部の開孔部の巾より広いパターン巾を有
する第2のフォトマスクを用い、感光性樹脂膜4に選択
的に第2の紫外線Yを照射する(C1゜第1および第2
の紫外線の照射量は、前記第1と第2のフォトマスクの
交差部、すなわち第1および第2の紫外線の両者が照射
された領域6のみの感光性樹脂膜が、厚さ方向に完全に
現像液に可溶性になるようなエネルギーとする。6′は
!のみが照射された部分である。
An embodiment of the present invention will be explained based on FIG. A conductive layer pattern 2 made of a first conductive layer is formed on the semiconductor substrate 1.
is formed, and further a substrate 1. An insulating film 3 is formed on the pattern 2. A positive photosensitive resin 4 is formed on a film to be etched, such as an insulating film 3 (step 3). Note that an insulating film (not shown) may be formed on the surface of the substrate 1, and a pattern 2 made of polycrystalline silicon or the like may be formed thereon. Next, the photosensitive resin film 4 is selectively irradiated with the first ultraviolet ray I using the photomask or reticle (hereinafter abbreviated as the photomask of the tube 1) used when the first conductor layer pattern 2 was formed. 4'' is a second photomask that intersects the first photomask and has a pattern width wider than the width of the opening of the connection portion in a direction different from that of the first photomask at a continuation portion that is an ultraviolet irradiation area; to selectively irradiate the photosensitive resin film 4 with the second ultraviolet rays Y (C1° first and second
The irradiation amount of ultraviolet rays is such that the photosensitive resin film only at the intersection of the first and second photomasks, that is, the area 6 irradiated with both the first and second ultraviolet rays, is completely covered in the thickness direction. The energy is such that it becomes soluble in the developer. 6′ is! This is the only part that was irradiated.

次に通常の現像・リンス処理により紫外線X。Next, UV X is applied through normal development and rinsing.

Yの照射部の感光性樹脂を除去すると、前記交差部の感
光性樹脂膜(6の部分)が完全に除去されて開孔部6が
形成され、前記絶縁膜3の一部を露出する(DJ。
When the photosensitive resin in the irradiated area of Y is removed, the photosensitive resin film (part 6) at the intersection is completely removed to form an opening 6, exposing a part of the insulating film 3 ( D.J.

残留した感光性樹脂膜を食刻マスクとして、露出した絶
縁膜3を食刻し、導電体層2を露出する。
Using the remaining photosensitive resin film as an etching mask, the exposed insulating film 3 is etched to expose the conductive layer 2.

しかるのち全面に導電体層7を形成し傳)、前記第2の
フォトマスクを用い前記と逆タイプすなわちネガ型感光
性樹脂膜を用い通常の写真食刻法により、前記開孔部6
で前記導電体層2と接続された導電体層7よりなるパタ
ーン7′を形成する(Fl。
Thereafter, a conductive layer 7 is formed on the entire surface, and then the openings 6 are etched using the second photomask and a negative type photosensitive resin film by ordinary photolithography.
A pattern 7' consisting of the conductor layer 7 connected to the conductor layer 2 is formed (Fl).

なお、上記実施例において、第1のフォトマスクとして
第2の導体層パターンを有するフォトマスクあるいは第
1の導体層と第2の導体層の接続部分で前記第1の導体
層と交差する他のパターンを有するフォトマスクを用い
、第2のフォトマスクとして第1の導体層パターンを有
するフォトマスクを用いてもよい。
In the above embodiments, the first photomask may be a photomask having a second conductor layer pattern or another photomask that intersects the first conductor layer at the connection portion between the first conductor layer and the second conductor layer. A photomask having a pattern may be used, and a photomask having a first conductor layer pattern may be used as the second photomask.

また導電体層パターン7′の形成には、前記第2のフォ
トマスクと白黒の反転パターンを有するフォトマスクを
用いポジ型感光性樹脂膜を使用してもよいことはいうま
でもない。さらに、第1図(Blの工程で紫外線Xを照
射後、通常の現像・リンス処理を行ない感光性樹脂膜に
膜厚差を形成後、第2の紫外線処理を行なってもよい。
It goes without saying that a positive photosensitive resin film may be used to form the conductor layer pattern 7' using a photomask having a black and white pattern inverted from that of the second photomask. Furthermore, after irradiation with ultraviolet X in the step of FIG. 1 (Bl), a normal development and rinsing treatment may be performed to form a film thickness difference in the photosensitive resin film, and then a second ultraviolet treatment may be performed.

以上の方法によれば、第1図(Blおよび第2図(ム)
から明らかなように、第1の導体層形成用フォトマスク
パターンを用いて紫外線照射部3′を形成し、第1図i
clおよび第2図(Blに示すように第2の導体層形成
用フォトマスクパターンを用いて紫外線照射部6′を形
成すると、前記照射部3’、5’の交差部6に開孔部6
を形成するため、開孔部形成用のフォトマスクを必要と
せず、半導体装置製造のだめのフォトマスクを1枚少な
くすることができる。
According to the above method, FIG. 1 (Bl) and FIG. 2 (M)
As is clear from FIG.
cl and FIG. 2 (Bl), when the ultraviolet irradiation part 6' is formed using the photomask pattern for forming the second conductor layer, an opening 6 is formed at the intersection 6 of the irradiation parts 3' and 5'.
Therefore, there is no need for a photomask for forming the opening, and the number of useless photomasks for manufacturing semiconductor devices can be reduced by one.

さらに、第1図、第2図の方法では、開孔部の角を構成
する2辺は異なった2種類のフォトマスクパターンによ
り形成される。したがって、開孔部寸法が小さくなって
も従来のようにフォトマスクパターンの角が丸くなった
りすることがなく、微細な矩形パターンを感光性樹脂膜
に形成することができる。
Furthermore, in the methods shown in FIGS. 1 and 2, the two sides forming the corners of the opening are formed by two different types of photomask patterns. Therefore, even if the size of the opening becomes smaller, the corners of the photomask pattern do not become rounded as in the conventional case, and a fine rectangular pattern can be formed on the photosensitive resin film.

以上のように、本発明によれば、微細加工においてたと
えば開孔部の角を構成する2辺が異った2種類のフォト
マスクパターンにより形成される。
As described above, according to the present invention, in microfabrication, for example, the two sides forming the corners of the opening are formed using two different types of photomask patterns.

したがって、開孔部寸法が小さくなっても微細なレジス
トパターンを形成することが可能となり、高密度な半導
体装置の製造に大きく寄与するものである。
Therefore, it is possible to form a fine resist pattern even if the size of the opening becomes small, which greatly contributes to the manufacture of high-density semiconductor devices.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(ム)〜町は本発明の一実施例の方法を説明する
だめの工程断面図、第2図(ム)は第1図+e+に対応
する概略平面図、第2図fBlは第1図tarに対応す
る概略平面図である。 1・・・・・・半導体基板、2・・・・・・第1の導体
層パターン、4・・・・・・感光性樹脂膜、5・・・・
・・照射領域、6・・・・・・開孔部、7′・・・・・
・導体層パターン。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名27
′  2− 4′4
Figures 1 (m) to 1 are process cross-sectional views for explaining the method of one embodiment of the present invention, Figure 2 (m) is a schematic plan view corresponding to Figure 1 +e+, and Figure 2 fBl is FIG. 1 is a schematic plan view corresponding to FIG. DESCRIPTION OF SYMBOLS 1... Semiconductor substrate, 2... First conductor layer pattern, 4... Photosensitive resin film, 5...
...Irradiation area, 6...Opening part, 7'...
・Conductor layer pattern. Name of agent: Patent attorney Toshio Nakao and 1 other person27
'2-4'4

Claims (3)

【特許請求の範囲】[Claims] (1)絶縁性被食刻膜上に形成した感光性樹脂膜に、前
記被食刻膜に形成される開孔部によって前記被食刻膜を
介して互いに接続される少くとも1つの配線層パターン
を有する第1のマスクと前記パターンと交差する他のパ
ターンを有する第2のマスクを用いて重複露光した後、
所定の現像・リンス処理を行ない前記配線層パターンの
交差部の前記感光性樹脂膜を除去し、露出した前記被食
刻膜を選択的食刻して前記開孔部を形成することを特徴
とする半導体装置の製造方法。
(1) A photosensitive resin film formed on an insulating film to be etched, and at least one wiring layer connected to each other via the film to be etched by openings formed in the film to be etched. After overlapping exposure using a first mask having a pattern and a second mask having another pattern that intersects the pattern,
The photosensitive resin film at the intersections of the wiring layer pattern is removed by performing a predetermined development and rinsing process, and the exposed film to be etched is selectively etched to form the opening. A method for manufacturing a semiconductor device.
(2)第1.第2のマスクが、被食刻膜を介して接続さ
れる配線層パターン形成用のマスクであることを特徴と
する特許請求の範囲第1項に記載の半導体装置の製造方
法。
(2) First. 2. The method of manufacturing a semiconductor device according to claim 1, wherein the second mask is a mask for forming a wiring layer pattern connected via an etched film.
(3)感光性樹脂の交差部が、第1.第2のマスクにて
厚さ方向に完全に露光されることを特徴とする特許請求
の範囲第1項に記載の半導体装置の製造方法。
(3) The intersection of the photosensitive resin is the first. 2. The method of manufacturing a semiconductor device according to claim 1, wherein the semiconductor device is completely exposed in the thickness direction using the second mask.
JP56200458A 1981-12-11 1981-12-11 Manufacture of semiconductor device Pending JPS58101427A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56200458A JPS58101427A (en) 1981-12-11 1981-12-11 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56200458A JPS58101427A (en) 1981-12-11 1981-12-11 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS58101427A true JPS58101427A (en) 1983-06-16

Family

ID=16424633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56200458A Pending JPS58101427A (en) 1981-12-11 1981-12-11 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS58101427A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04332114A (en) * 1990-09-17 1992-11-19 Hyundai Electron Ind Co Ltd Method of forming mask pattern of semiconductor device
US7063735B2 (en) 2003-01-10 2006-06-20 Henkel Kommanditgesellschaft Auf Aktien Coating composition
US7887938B2 (en) 2003-01-10 2011-02-15 Henkel Ag & Co. Kgaa Coating composition

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5348676A (en) * 1976-10-15 1978-05-02 Handotai Kenkyu Shinkokai Method of forming pattern
JPS5651827A (en) * 1979-10-05 1981-05-09 Seiko Epson Corp Preparation of semiconductor device
JPS56116625A (en) * 1980-02-20 1981-09-12 Sanyo Electric Co Ltd Exposure of fine pattern

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5348676A (en) * 1976-10-15 1978-05-02 Handotai Kenkyu Shinkokai Method of forming pattern
JPS5651827A (en) * 1979-10-05 1981-05-09 Seiko Epson Corp Preparation of semiconductor device
JPS56116625A (en) * 1980-02-20 1981-09-12 Sanyo Electric Co Ltd Exposure of fine pattern

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04332114A (en) * 1990-09-17 1992-11-19 Hyundai Electron Ind Co Ltd Method of forming mask pattern of semiconductor device
US7063735B2 (en) 2003-01-10 2006-06-20 Henkel Kommanditgesellschaft Auf Aktien Coating composition
US7332021B2 (en) 2003-01-10 2008-02-19 Henkel Kommanditgesellschaft Auf Aktien Coating composition
US7887938B2 (en) 2003-01-10 2011-02-15 Henkel Ag & Co. Kgaa Coating composition

Similar Documents

Publication Publication Date Title
JP2654450B2 (en) Method of forming resist pattern
KR0128828B1 (en) Forming method of contact hole in the semiconductor device
JP2004134553A (en) Process for forming resist pattern and process for fabricating semiconductor device
JPH04155337A (en) Manufacture of photo mask
US4610948A (en) Electron beam peripheral patterning of integrated circuits
JPH05243115A (en) Manufacture of semiconductor device
JPS58101427A (en) Manufacture of semiconductor device
JPH03237459A (en) Exposing method for semiconductor wafer and reticule for step exposing
JPS63165851A (en) Forming method for photoresist pattern
KR100278917B1 (en) Method for manufacturing contact mask of semiconductor device
JPS62245251A (en) Resist pattern forming method
JPH0544169B2 (en)
JPH09213609A (en) Method for manufacturing semiconductor device
JPH06105678B2 (en) Method for manufacturing semiconductor device
KR920003808B1 (en) Method for forming pattern
US20030117605A1 (en) Apparatus and method for contact hole exposure
KR100728947B1 (en) Method for exposing using reticle for semiconductor device
JP2712407B2 (en) Method of forming fine pattern using two-layer photoresist
JPS61196536A (en) Semiconductor device material and manufacture of semiconductor device using the material
JPS63157421A (en) Method of forming resist pattern
KR100230377B1 (en) Photomask with aligning key
KR0135064B1 (en) Polarization mask and exposure method of semiconductor wafer using it
JPH03147315A (en) Formation of pattern
JPH0766113A (en) Reticle and formation of verner for alignment thereof
JPH04318852A (en) Resist pattern forming method