JPS58101351A - オペレ−タコンソ−ルランプの制御方式 - Google Patents

オペレ−タコンソ−ルランプの制御方式

Info

Publication number
JPS58101351A
JPS58101351A JP56200150A JP20015081A JPS58101351A JP S58101351 A JPS58101351 A JP S58101351A JP 56200150 A JP56200150 A JP 56200150A JP 20015081 A JP20015081 A JP 20015081A JP S58101351 A JPS58101351 A JP S58101351A
Authority
JP
Japan
Prior art keywords
lamp
output
register
program
flicker
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56200150A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6261972B2 (enExample
Inventor
Yoshiaki Ushimaru
牛丸　義章
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP56200150A priority Critical patent/JPS58101351A/ja
Publication of JPS58101351A publication Critical patent/JPS58101351A/ja
Publication of JPS6261972B2 publication Critical patent/JPS6261972B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
JP56200150A 1981-12-14 1981-12-14 オペレ−タコンソ−ルランプの制御方式 Granted JPS58101351A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56200150A JPS58101351A (ja) 1981-12-14 1981-12-14 オペレ−タコンソ−ルランプの制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56200150A JPS58101351A (ja) 1981-12-14 1981-12-14 オペレ−タコンソ−ルランプの制御方式

Publications (2)

Publication Number Publication Date
JPS58101351A true JPS58101351A (ja) 1983-06-16
JPS6261972B2 JPS6261972B2 (enExample) 1987-12-24

Family

ID=16419615

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56200150A Granted JPS58101351A (ja) 1981-12-14 1981-12-14 オペレ−タコンソ−ルランプの制御方式

Country Status (1)

Country Link
JP (1) JPS58101351A (enExample)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50134338A (enExample) * 1974-04-10 1975-10-24
JPS54103721U (enExample) * 1977-12-29 1979-07-21

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50134338A (enExample) * 1974-04-10 1975-10-24
JPS54103721U (enExample) * 1977-12-29 1979-07-21

Also Published As

Publication number Publication date
JPS6261972B2 (enExample) 1987-12-24

Similar Documents

Publication Publication Date Title
EP0039585B1 (en) Stage lighting control system
JPS58101351A (ja) オペレ−タコンソ−ルランプの制御方式
GB2076180A (en) Stage Lighting Control System
JPH0610402Y2 (ja) テストモジュール
GB2141838A (en) Stage lighting control system
SU1226519A2 (ru) Устройство дл отображени информации
RU1801223C (ru) Устройство дл дистанционного программного управлени сигнализацией и электропроводными механизмами
CN121354462A (zh) 一种显示驱动芯片实现输出任意源级信号顺序的方法与系统
RU2047918C1 (ru) Устройство для программирования микросхем постоянной памяти
JPS62211743A (ja) インテリジエンスｉ／ｏシユミレ−タ
JP3284813B2 (ja) 表示・キー入出力回路
SU646326A2 (ru) Система дл обмена данными управл ющей вычислительной машины с периферийным устройством
JPH0568713B2 (enExample)
JPH02114392A (ja) マイクロコンピュータ
JPS5916288B2 (ja) 制御装置の演算方式
JPS6132709B2 (enExample)
JPS57106948A (en) Status lamp displaying method
JPH01172898A (ja) 電光表示装置
JPS58166390A (ja) 表示装置
JPH04369035A (ja) プログラマブルｒｏｍ模倣回路、及びエミュレータ
JPS648825B2 (enExample)
JPS59189433A (ja) ダイレクトメモリアクセスによるデ−タ消去方式
JPH01134798A (ja) メモリ制御装置
JPH05298249A (ja) 情報処理装置のｉｏデバイス制御方式
JPH03144840A (ja) チップ選択方式