JPS5779748A - Packet exchange system - Google Patents

Packet exchange system

Info

Publication number
JPS5779748A
JPS5779748A JP55155075A JP15507580A JPS5779748A JP S5779748 A JPS5779748 A JP S5779748A JP 55155075 A JP55155075 A JP 55155075A JP 15507580 A JP15507580 A JP 15507580A JP S5779748 A JPS5779748 A JP S5779748A
Authority
JP
Japan
Prior art keywords
line
data
memory
section
header
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55155075A
Other languages
Japanese (ja)
Inventor
Takemi Arita
Zenichi Yashiro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP55155075A priority Critical patent/JPS5779748A/en
Publication of JPS5779748A publication Critical patent/JPS5779748A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

PURPOSE:To achieve a packet exchange system with high efficiency, by transferring only a prescribed length part including the header of packet to a central processing section. CONSTITUTION:The 2nd memory 7 is provided between a line allocation section 1 and a central processing section 6. An input data from the line is assembled to a character at a line corresponding circuit 11 and stored on a line buffer memory 13. When the data reaches a prescribed transfer unit, it is transferred to the central processing section 6 via a transfer circuit from a control circuit 2, the control circuit 2 counts the number of transferred characters and when it counts a prescribed length including the header of the packet, the data on and after is transferred to the 2nd memory 7. When the section 6 processes the header and determines it with a transmission line, the said data is returned to the control circuit 2, where it transfers the line buffer memory 13 and accesses the 2nd memory 7 and transfers the remaining data. Thus, the efficiency of the section 6 can be increased the delay in transfer can be reduced.
JP55155075A 1980-11-04 1980-11-04 Packet exchange system Pending JPS5779748A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55155075A JPS5779748A (en) 1980-11-04 1980-11-04 Packet exchange system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55155075A JPS5779748A (en) 1980-11-04 1980-11-04 Packet exchange system

Publications (1)

Publication Number Publication Date
JPS5779748A true JPS5779748A (en) 1982-05-19

Family

ID=15598100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55155075A Pending JPS5779748A (en) 1980-11-04 1980-11-04 Packet exchange system

Country Status (1)

Country Link
JP (1) JPS5779748A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5571339A (en) * 1978-11-22 1980-05-29 Fujitsu Ltd Packet transfer circuit system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5571339A (en) * 1978-11-22 1980-05-29 Fujitsu Ltd Packet transfer circuit system

Similar Documents

Publication Publication Date Title
DE3476503D1 (en) Multiple memory loading system
JPS5779748A (en) Packet exchange system
JPS5723166A (en) Parallel data processing system driven by tree structure data
JPS5571339A (en) Packet transfer circuit system
JPS5724189A (en) Scatter control system for automatic exchanger
EP0378422A3 (en) Look ahead bus transfer request
JPS55147851A (en) Communication controlling system
JPS5699530A (en) Information transfer system
JPS5338236A (en) Multi-computer system
JPS5640346A (en) Data transmission system
JPS5798030A (en) Data processing system
JPS56118133A (en) Direct memory access circuit
JPS5464407A (en) Coupling system of multi-drop circuit to storage exchange network
JPS55131829A (en) Transfer system of shared memory under communication control
JPS56137754A (en) Control system of information transferring
JPS5533273A (en) Channel control system
JPS5787649A (en) Telegraphic message storage and exchange system
JPS57136241A (en) Data transfer system
JPS6481426A (en) Star lan
JPS5759220A (en) Data transfer system
JPS5768948A (en) Data transfer system between central processors
JPS6482251A (en) Transfer device
JPS56161744A (en) Terminal management system
JPS5797161A (en) Transmission mode control system
JPS57207943A (en) Input-output controller equipped with built-in buffer memory