JPS6482251A - Transfer device - Google Patents
Transfer deviceInfo
- Publication number
- JPS6482251A JPS6482251A JP62242129A JP24212987A JPS6482251A JP S6482251 A JPS6482251 A JP S6482251A JP 62242129 A JP62242129 A JP 62242129A JP 24212987 A JP24212987 A JP 24212987A JP S6482251 A JPS6482251 A JP S6482251A
- Authority
- JP
- Japan
- Prior art keywords
- inputted
- packets
- plural
- input
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
- Computer And Data Communications (AREA)
Abstract
PURPOSE:To efficiently perform the communication among respective processors of plural transfer devices by providing input buffers in which packets inputted to plural input ports are temporarily stored, connection memories, and control circuits. CONSTITUTION:Packets inputted to input ports 10 and 20 of plural transfer devices are inputted to packet buffers 101 and 102 as input buffers, and bit strings 12 and 22 of a part of them are supplied to connection memories 111 and 112. Memories 111 and 112 output codes 13 and 23 indicating output ports to which inputted packets should be outputted, and control circuits 121 and 122 transfer data 11 or 21 of inputted packets to a corresponding output port 30 or 40 in accordance with values of input codes 13 and 23. Output circuits 131 and 132 receive packet transfer requests 14 and 24 or 15 and 25 from circuits 121 and 122 and arbitrate the contention to transmit packets from output ports 30 and 40. Transfer devices are connected in many stages between processors to efficiently perform the communication among plural processors.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62242129A JPS6482251A (en) | 1987-09-25 | 1987-09-25 | Transfer device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62242129A JPS6482251A (en) | 1987-09-25 | 1987-09-25 | Transfer device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6482251A true JPS6482251A (en) | 1989-03-28 |
Family
ID=17084736
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62242129A Pending JPS6482251A (en) | 1987-09-25 | 1987-09-25 | Transfer device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6482251A (en) |
-
1987
- 1987-09-25 JP JP62242129A patent/JPS6482251A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB9319661D0 (en) | Integrated circuit | |
KR900700968A (en) | Peer-to-peer register exchange controller for PLC | |
AU4270485A (en) | Multiple memory loading system | |
JPS6482251A (en) | Transfer device | |
JPS5762432A (en) | Input and output system | |
JPS5723166A (en) | Parallel data processing system driven by tree structure data | |
KR910003475A (en) | Sequence controller | |
EP0201088A3 (en) | Parallel computer | |
JPS57157325A (en) | Microcomputer | |
JPS5771035A (en) | Input and output equipment for microcomputer | |
JPS57141741A (en) | Input and output control system | |
JPS5643850A (en) | Intermultiplexer communication control system | |
JPS57136239A (en) | Device address switching system | |
JPS56104559A (en) | Data transmission method | |
JPS5745752A (en) | Line concentration multiplex circuit | |
JPS5776621A (en) | Data processing system having input and output system | |
KR970078322A (en) | In the exchange, | |
JPS6115640Y2 (en) | ||
JPS56114026A (en) | Data processor | |
JPS6410377A (en) | Inter-module communication system | |
JPS6454552A (en) | Data transfer system | |
JPS5684034A (en) | Logic circuit | |
JPS6426262A (en) | 16 bit microprocessor system | |
JPS56123168A (en) | Signal circuit terminal control system | |
JPS5647146A (en) | Data transmission system |