JPS5779545A - Communication controller - Google Patents

Communication controller

Info

Publication number
JPS5779545A
JPS5779545A JP55153607A JP15360780A JPS5779545A JP S5779545 A JPS5779545 A JP S5779545A JP 55153607 A JP55153607 A JP 55153607A JP 15360780 A JP15360780 A JP 15360780A JP S5779545 A JPS5779545 A JP S5779545A
Authority
JP
Japan
Prior art keywords
interruption
register
address
control
host device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55153607A
Other languages
Japanese (ja)
Other versions
JPS6141430B2 (en
Inventor
Kazuhiko Kikuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55153607A priority Critical patent/JPS5779545A/en
Publication of JPS5779545A publication Critical patent/JPS5779545A/en
Publication of JPS6141430B2 publication Critical patent/JPS6141430B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Abstract

PURPOSE:To reduce a load on a host device by generating an address on the basis of a received character and a reception state, by reading a prepared control word by the address, and by performing an interruption or transfer to the host device. CONSTITUTION:One received character stored in a receiving buffer register 5 through a signal line group 112 is compared with the contents of a transmission control code register 1 by a comparing circuit 2, and the value of an address register 3 for a transmission control code storage is increased one by one, until coincidence is attained. A control word in a control-word storage register 7, on the other hand, consists of a bit group B0, a bit B1, and a bit group B2, and is read out by an address generated by a control word storage address generating circuit 4, i.e., the outputs of the registers 6 and 3. The B0 of the control word is stored in the register 6, and the B1 and B2 are supplied to an interruption control circuit 8. If, however, the B1 is a 1, an interruption request is sent to a host device and the B2 is transferred as an interruption factor through output line groups 110 and 111, thereby inhibiting an interruption when the B1 is a 0.
JP55153607A 1980-10-31 1980-10-31 Communication controller Granted JPS5779545A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55153607A JPS5779545A (en) 1980-10-31 1980-10-31 Communication controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55153607A JPS5779545A (en) 1980-10-31 1980-10-31 Communication controller

Publications (2)

Publication Number Publication Date
JPS5779545A true JPS5779545A (en) 1982-05-18
JPS6141430B2 JPS6141430B2 (en) 1986-09-16

Family

ID=15566175

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55153607A Granted JPS5779545A (en) 1980-10-31 1980-10-31 Communication controller

Country Status (1)

Country Link
JP (1) JPS5779545A (en)

Also Published As

Publication number Publication date
JPS6141430B2 (en) 1986-09-16

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS5779545A (en) Communication controller
JPS5617489A (en) Character display processing system
JPS5651144A (en) Station address control system
JPS57105877A (en) Stack memory device
JPS57176465A (en) Main storage control system
JPS559228A (en) Memory request control system
JPS5759233A (en) Signal transmitting circuit
JPS57111669A (en) Output system for conjugation form of word
JPS54123838A (en) Memory address control unit for data processor
KR920018768A (en) Data storage system with unique burst search
KR890002141Y1 (en) 32-bit data signal transmission device
JPS5755581A (en) Address converting system
JPS5730168A (en) Cash memory access system
JPS54140439A (en) Composite computer device
JPS5533282A (en) Buffer control system
JPS55142476A (en) Address conversion system for information processing system
JPS5781650A (en) Data processor
JPS5564456A (en) Error code generating circuit
JPS5750378A (en) Control system of data processor
JPS57157303A (en) Numerical control system
JPS56168251A (en) Data transfer buffer system
JPS5617442A (en) Parity error processing system
JPS573182A (en) Dot pattern processing device
JPS56168256A (en) Data processor