JPS57768A - Message transmission and reception system between processor - Google Patents

Message transmission and reception system between processor

Info

Publication number
JPS57768A
JPS57768A JP7436180A JP7436180A JPS57768A JP S57768 A JPS57768 A JP S57768A JP 7436180 A JP7436180 A JP 7436180A JP 7436180 A JP7436180 A JP 7436180A JP S57768 A JPS57768 A JP S57768A
Authority
JP
Japan
Prior art keywords
processor
task
transmission
dispatch
subsystems
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7436180A
Other languages
Japanese (ja)
Inventor
Yoshinari Hiraoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7436180A priority Critical patent/JPS57768A/en
Publication of JPS57768A publication Critical patent/JPS57768A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication

Abstract

PURPOSE:To reduce an overhead by sending a request signal while placing a task at a transmission destination in an execution waiting state by a transmission-side processor in case of message transmission and reception between processors, and by performing diapatch at a reception side according to priority. CONSTITUTION:When messages are transmitted from 10 subsystems 4a and 4b to central processor subsystems 3a and 4b, dispatch FFs 8a-8d in respective processors 3a and 3b, and 4a and 4b are set, and a task with top priority is dispatch in the queue of the transmission-destination task execution of the subsystems 4a and 4b to which those processors belong to change a message queue into an execution queue. Then a request to dispatch is sent out to the reception side, where the processor dispatches the task which corresponds to priority.
JP7436180A 1980-06-04 1980-06-04 Message transmission and reception system between processor Pending JPS57768A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7436180A JPS57768A (en) 1980-06-04 1980-06-04 Message transmission and reception system between processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7436180A JPS57768A (en) 1980-06-04 1980-06-04 Message transmission and reception system between processor

Publications (1)

Publication Number Publication Date
JPS57768A true JPS57768A (en) 1982-01-05

Family

ID=13544916

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7436180A Pending JPS57768A (en) 1980-06-04 1980-06-04 Message transmission and reception system between processor

Country Status (1)

Country Link
JP (1) JPS57768A (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59121551A (en) * 1982-12-28 1984-07-13 Fujitsu Ltd System for discriminating and controlling priority of communication between processes
JPS59133650A (en) * 1982-11-26 1984-08-01 インモス，リミテツド Microcomputer, network thereof and operation of same
JPS60501382A (en) * 1983-04-11 1985-08-22 インモス　リミテツド Microcomputer that performs interprocess communication
JPS61500386A (en) * 1983-11-04 1986-03-06 インモス　リミテツド microcomputer
JPS63237135A (en) * 1987-03-26 1988-10-03 Toshiba Corp Task starting system for multi cpu system
JPS63238631A (en) * 1986-12-17 1988-10-04 インテル・コーポレーション Execution apparatus for i/o processor
JPS63257833A (en) * 1987-04-15 1988-10-25 Nec Corp Multi-task processor
JPS6438838A (en) * 1987-08-05 1989-02-09 Fujitsu Ltd Inter-task communication system for personal computer
JPH05142120A (en) * 1991-11-22 1993-06-08 Asutemu Eng:Kk Mark on surface of thin plate steel plate specimen and marking device and method and device for identifying mark
JPH10187639A (en) * 1996-12-07 1998-07-21 Internatl Business Mach Corp <Ibm> High-availability computer server system

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06342378A (en) * 1982-11-26 1994-12-13 Inmos Ltd Method for selection of communication between on-chip and off-chip processes in microcomputer and microcomputer
JPS59133650A (en) * 1982-11-26 1984-08-01 インモス，リミテツド Microcomputer, network thereof and operation of same
JPS59121551A (en) * 1982-12-28 1984-07-13 Fujitsu Ltd System for discriminating and controlling priority of communication between processes
JPS60501382A (en) * 1983-04-11 1985-08-22 インモス　リミテツド Microcomputer that performs interprocess communication
JPS61500386A (en) * 1983-11-04 1986-03-06 インモス　リミテツド microcomputer
JPS61500385A (en) * 1983-11-04 1986-03-06 インモス　リミテツド microcomputer
JPS61500387A (en) * 1983-11-04 1986-03-06 インモス　リミテツド microcomputer
JPS63238631A (en) * 1986-12-17 1988-10-04 インテル・コーポレーション Execution apparatus for i/o processor
JPS63237135A (en) * 1987-03-26 1988-10-03 Toshiba Corp Task starting system for multi cpu system
JPS63257833A (en) * 1987-04-15 1988-10-25 Nec Corp Multi-task processor
JPS6438838A (en) * 1987-08-05 1989-02-09 Fujitsu Ltd Inter-task communication system for personal computer
JPH05142120A (en) * 1991-11-22 1993-06-08 Asutemu Eng:Kk Mark on surface of thin plate steel plate specimen and marking device and method and device for identifying mark
JPH10187639A (en) * 1996-12-07 1998-07-21 Internatl Business Mach Corp <Ibm> High-availability computer server system

Similar Documents

Publication Publication Date Title
ES2141733T3 (en) MESSAGE COMMUNICATIONS BETWEEN PROCESSORS AND A COUPLING SET.
ES470934A1 (en) Task handling apparatus for a computer system
JPS57768A (en) Message transmission and reception system between processor
JPS5783843A (en) Data buffer controlling system
JPS5723166A (en) Parallel data processing system driven by tree structure data
JPS57152066A (en) Opu communication system in multi-opu system
EP0201065A3 (en) Virtual single machine with logical ring and with message-like hardware interrupts and processor exceptions
JPS578828A (en) Communication system between computer systems
JPS57174726A (en) Data transfer controlling system
JPS56152038A (en) Data transfer processor
JPS56135261A (en) Interprocessor information transfer system
JPS57153328A (en) Terminal device with keying data pushup storage function
JPS5794824A (en) Data processing system having bus converter
JPS56107663A (en) Data sending control system
JPS5787262A (en) Charging data gathering system
JPS6437650A (en) Optical channel subsystem
JPS57106259A (en) Control system for transmission of confirmation packet on loop transmission line
KR960014694B1 (en) Message tranceiving control method between processors in isdn
JPS57138240A (en) Hairpin network
JPS6438845A (en) Processor normalcy confirming system
JPS5779541A (en) Interprocessor communication system
JPS5613856A (en) Signal transmitting system
JPS57176433A (en) Absolute time synchronizing system for decentralized processing system
JPS6458196A (en) Inter-processor communication control system
JPS6449343A (en) Station condition supervising system