JPS5773542A - Frame synchronizing system in cyclic transmission - Google Patents

Frame synchronizing system in cyclic transmission

Info

Publication number
JPS5773542A
JPS5773542A JP55149303A JP14930380A JPS5773542A JP S5773542 A JPS5773542 A JP S5773542A JP 55149303 A JP55149303 A JP 55149303A JP 14930380 A JP14930380 A JP 14930380A JP S5773542 A JPS5773542 A JP S5773542A
Authority
JP
Japan
Prior art keywords
circuit
clock
frequency
synchronizing
multiplex
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55149303A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6340508B2 (enrdf_load_stackoverflow
Inventor
Kazunori Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55149303A priority Critical patent/JPS5773542A/ja
Publication of JPS5773542A publication Critical patent/JPS5773542A/ja
Publication of JPS6340508B2 publication Critical patent/JPS6340508B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP55149303A 1980-10-27 1980-10-27 Frame synchronizing system in cyclic transmission Granted JPS5773542A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55149303A JPS5773542A (en) 1980-10-27 1980-10-27 Frame synchronizing system in cyclic transmission

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55149303A JPS5773542A (en) 1980-10-27 1980-10-27 Frame synchronizing system in cyclic transmission

Publications (2)

Publication Number Publication Date
JPS5773542A true JPS5773542A (en) 1982-05-08
JPS6340508B2 JPS6340508B2 (enrdf_load_stackoverflow) 1988-08-11

Family

ID=15472194

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55149303A Granted JPS5773542A (en) 1980-10-27 1980-10-27 Frame synchronizing system in cyclic transmission

Country Status (1)

Country Link
JP (1) JPS5773542A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6340508B2 (enrdf_load_stackoverflow) 1988-08-11

Similar Documents

Publication Publication Date Title
CA2031054A1 (en) Inverse multiplexer and demultiplexer techniques
UA26436A (uk) Спосіб передачі цифрового широкополосhого сигhалу по ліhіях ієрархічhої системи передачі
EP0136111A3 (en) Real time seismic telemetry system
SU839454A3 (ru) Промежуточна станци многоканальнойСиСТЕМы пЕРЕдАчи цифРОВыХ СигНАлОВ
GB1047639A (en) Improvements in or relating to time division transmission systems
ES440696A1 (es) Un subsistema para agregar a un sistema mic (modulacion por impulsos codificados) existente, que proporciona canales de datos adicionales y aumenta el numero de canales de senali- zacion.
SE7500482L (enrdf_load_stackoverflow)
JPS5773542A (en) Frame synchronizing system in cyclic transmission
JPS5758429A (en) Multiplex conversion circuit
US4467469A (en) Circuitry for recovery of data from certain bit positions of a T1 span
CA2005194A1 (en) Synchronizing circuit for reducing waiting-time jitter in a demultiplexer
RU2099873C1 (ru) Способ передачи и приема цифрового сигнала с временным уплотнением и устройство для его осуществления
JPS5748839A (en) Data transmitter
JPS5911222B2 (ja) マルチフレ−ム同期方式
JPS57112148A (en) System for multiplexing digital signal
SU557337A1 (ru) Сейсмическа система сбора данных
JP2669844B2 (ja) 多重アクセス制御方式
JPS5799050A (en) Baud rate remote setting system
JP2751675B2 (ja) ディジタル無線伝送システム
SU563734A1 (ru) Устройство дл контрол многоканальной системы св зи с временным разделением каналов
JP2583358B2 (ja) Ｐｃｍ信号伝送回路
JP2590923B2 (ja) 多重化ｐｃｍ信号中継装置
SU657636A1 (ru) Устройство дл передачи и приема двоичной информации с временным уплотнением каналов
JPS5797247A (en) Stuff control system
JPH02141196A (ja) スタッフ同期方式によるデータ伝送装置