JPS5761338A - Counter circuit - Google Patents
Counter circuitInfo
- Publication number
- JPS5761338A JPS5761338A JP13622480A JP13622480A JPS5761338A JP S5761338 A JPS5761338 A JP S5761338A JP 13622480 A JP13622480 A JP 13622480A JP 13622480 A JP13622480 A JP 13622480A JP S5761338 A JPS5761338 A JP S5761338A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- counter
- output
- period
- alternating pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/02—Input circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE:To make a frequency division circuit unnecessary, by obtaining the alternating pulse having period of two times of set value of a counter circuit by utilizing the flip-flop of the retaining on the higher rank of a counter circuit. CONSTITUTION:In case of periodical hexamerous system counter, flip-flop of the 4th stage of the higher rank of the 4 bits binary counter 1 is retained. Logical output of ''AND NOT'' circuit 2 becomes 0 when the counter value of this circuit is 5, and by the next clock, this hexamerous counter is set in initial condition. Output condition of an output terminal Q3 is read from an input terminal P3 with the inversed condition by the ''NOT'' circuit 3 by performing this clock. Output of the terminal Q3 is inversed. Hereinafter these operations are repeatedly executed. Then, alternating pulse having the period of 12 clocks is obtained at the output terminal Q3, i.e. alternating pulse having the period of two times of the set value in the counter circuit can be obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13622480A JPS5761338A (en) | 1980-09-30 | 1980-09-30 | Counter circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13622480A JPS5761338A (en) | 1980-09-30 | 1980-09-30 | Counter circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5761338A true JPS5761338A (en) | 1982-04-13 |
JPS6340369B2 JPS6340369B2 (en) | 1988-08-10 |
Family
ID=15170190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13622480A Granted JPS5761338A (en) | 1980-09-30 | 1980-09-30 | Counter circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5761338A (en) |
-
1980
- 1980-09-30 JP JP13622480A patent/JPS5761338A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6340369B2 (en) | 1988-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5647125A (en) | Delay circuit | |
JPS5726930A (en) | Odd-number frequency division circuit | |
JPS5761338A (en) | Counter circuit | |
JPS54154964A (en) | Programable counter | |
FR2308971B1 (en) | ||
JPS5698030A (en) | Odd dividing circuit | |
JPS52127361A (en) | Digital electronic timepiece of compact structure | |
CH608327B (en) | ELECTRONIC WATCH. | |
JPS5570921A (en) | Fm modulation circuit | |
JPS5545221A (en) | Clock break detection circuit | |
JPS57133729A (en) | Ternary ring counter | |
JPS5357733A (en) | Pulse subtraction circuit | |
JPS55112042A (en) | 1/3-divider circuit | |
JPS5328468A (en) | Electronic wristwatch with electronic calculator | |
JPS5498556A (en) | Frequency multplication circuit | |
JPS5689145A (en) | Asynchronous type data transmission device | |
JPS5338365A (en) | Digital electronic watch | |
JPS5744328A (en) | Pulse extractor | |
JPS52127056A (en) | Counter | |
JPS57169850A (en) | Random number generating circuit | |
JPS5273071A (en) | Construction of case of multi-function electronic wrist watch | |
JPS55112039A (en) | Logic circuit | |
JPS55149537A (en) | Counter circuit | |
JPS5282068A (en) | Circuit for binary counter | |
JPS6449425A (en) | Frequency dividing circuit |