JPS5759252A - Operand control system of data flow computer - Google Patents
Operand control system of data flow computerInfo
- Publication number
- JPS5759252A JPS5759252A JP13283780A JP13283780A JPS5759252A JP S5759252 A JPS5759252 A JP S5759252A JP 13283780 A JP13283780 A JP 13283780A JP 13283780 A JP13283780 A JP 13283780A JP S5759252 A JPS5759252 A JP S5759252A
- Authority
- JP
- Japan
- Prior art keywords
- block
- operand
- memory
- address
- physical block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To speed an operand control within sufficient memory capacity by directly generating address wherein operands are stored by applying a hash function to a part of information from an arithmetic part, and by securing and releasing their areas dynamically. CONSTITUTION:Parts ACT# and CA of information contained in a token sent from an arithmetic part to an operand storage part 1 are used as a logical address, the low-order digit bits of which are assigned as an in-block address. The storage part 1 is provided with a block conversion part 4 which compresses and converts a logical block into a physical block by using a hash function, an operand memory 6 composed of a set of physical blocks each accessed on the basis of the in-block address, a physical block control part 5 which detects the in-use the state and use completion of each physical block in the memory 6, and a token-number control part 7. Further, chain structure is employed by the memory 6 to secure and release the physical block, and its in-use state is controlled by the control part 7.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13283780A JPS5759252A (en) | 1980-09-26 | 1980-09-26 | Operand control system of data flow computer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13283780A JPS5759252A (en) | 1980-09-26 | 1980-09-26 | Operand control system of data flow computer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5759252A true JPS5759252A (en) | 1982-04-09 |
Family
ID=15090674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13283780A Pending JPS5759252A (en) | 1980-09-26 | 1980-09-26 | Operand control system of data flow computer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5759252A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6032622A (en) * | 1983-08-04 | 1985-02-19 | Japan Styrene Paper Co Ltd | Polypropylene type resin foamed body |
JPS60146335A (en) * | 1984-01-11 | 1985-08-02 | Nippon Telegr & Teleph Corp <Ntt> | Data flow computer |
JPS60189539A (en) * | 1984-03-09 | 1985-09-27 | Nec Corp | Queuing circuit |
JPH05506875A (en) * | 1990-03-14 | 1993-10-07 | ザ・ジエイムズ・リバー・コーポレイシヨン | polypropylene foam sheet |
US5713001A (en) * | 1992-08-07 | 1998-01-27 | International Business Machines Corporation | Circuit for converting address operands supplied by a program to hashed virtual address |
-
1980
- 1980-09-26 JP JP13283780A patent/JPS5759252A/en active Pending
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6032622A (en) * | 1983-08-04 | 1985-02-19 | Japan Styrene Paper Co Ltd | Polypropylene type resin foamed body |
JPS6367810B2 (en) * | 1983-08-04 | 1988-12-27 | Japan Styrene Paper Corp | |
JPS60146335A (en) * | 1984-01-11 | 1985-08-02 | Nippon Telegr & Teleph Corp <Ntt> | Data flow computer |
JPS60189539A (en) * | 1984-03-09 | 1985-09-27 | Nec Corp | Queuing circuit |
JPH0512735B2 (en) * | 1984-03-09 | 1993-02-18 | Nippon Electric Co | |
JPH05506875A (en) * | 1990-03-14 | 1993-10-07 | ザ・ジエイムズ・リバー・コーポレイシヨン | polypropylene foam sheet |
US5713001A (en) * | 1992-08-07 | 1998-01-27 | International Business Machines Corporation | Circuit for converting address operands supplied by a program to hashed virtual address |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5759252A (en) | Operand control system of data flow computer | |
JPS54122043A (en) | Electronic computer | |
JPS5394133A (en) | Data converter | |
JPS5755581A (en) | Address converting system | |
JPS5616982A (en) | Buffer memory control system | |
JPS56143049A (en) | Output circuit | |
JPS53130943A (en) | Microprogram control system | |
JPS54540A (en) | Computer composite system | |
JPS56134384A (en) | Memory access system | |
JPS5786970A (en) | Doubled computer system | |
JPS6417138A (en) | Main memory control system | |
JPS57153331A (en) | Data processor | |
JPS6410364A (en) | Inter-layer data transfer method | |
JPS56153452A (en) | Virtual computer system | |
JPS5633723A (en) | Data buffer control system | |
JPS6481054A (en) | Data transfer control system | |
JPS5532159A (en) | Memory system | |
JPS56118164A (en) | Processor of video information | |
JPS5462735A (en) | Memory control system | |
JPS54136235A (en) | Memory control system | |
MEIER et al. | SYSTEMS SIMULATION FOR MANAGEMENT OF A TOTAL WATER RESOURCE | |
JPS53132232A (en) | Control system for address conversion buffer memory | |
JPS6470842A (en) | Data control system | |
JPS5435637A (en) | Address conversion system | |
JPS5448128A (en) | Buffer memory unit |