JPS5758433A - Clock synchronizing system - Google Patents

Clock synchronizing system

Info

Publication number
JPS5758433A
JPS5758433A JP55133561A JP13356180A JPS5758433A JP S5758433 A JPS5758433 A JP S5758433A JP 55133561 A JP55133561 A JP 55133561A JP 13356180 A JP13356180 A JP 13356180A JP S5758433 A JPS5758433 A JP S5758433A
Authority
JP
Japan
Prior art keywords
notation
counter
clocks
synchronism
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55133561A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0152945B2 (enrdf_load_stackoverflow
Inventor
Meiki Yahata
Hideo Suzuki
Shunsuke Yoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP55133561A priority Critical patent/JPS5758433A/ja
Priority to EP81107326A priority patent/EP0048896B1/en
Priority to DE8181107326T priority patent/DE3173313D1/de
Priority to US06/305,712 priority patent/US4475085A/en
Priority to CA000386657A priority patent/CA1183579A/en
Publication of JPS5758433A publication Critical patent/JPS5758433A/ja
Publication of JPH0152945B2 publication Critical patent/JPH0152945B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP55133561A 1980-09-25 1980-09-25 Clock synchronizing system Granted JPS5758433A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP55133561A JPS5758433A (en) 1980-09-25 1980-09-25 Clock synchronizing system
EP81107326A EP0048896B1 (en) 1980-09-25 1981-09-16 Clock synchronization signal generating circuit
DE8181107326T DE3173313D1 (en) 1980-09-25 1981-09-16 Clock synchronization signal generating circuit
US06/305,712 US4475085A (en) 1980-09-25 1981-09-25 Clock synchronization signal generating circuit
CA000386657A CA1183579A (en) 1980-09-25 1981-09-25 Clock synchronization signal generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55133561A JPS5758433A (en) 1980-09-25 1980-09-25 Clock synchronizing system

Publications (2)

Publication Number Publication Date
JPS5758433A true JPS5758433A (en) 1982-04-08
JPH0152945B2 JPH0152945B2 (enrdf_load_stackoverflow) 1989-11-10

Family

ID=15107676

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55133561A Granted JPS5758433A (en) 1980-09-25 1980-09-25 Clock synchronizing system

Country Status (1)

Country Link
JP (1) JPS5758433A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62185865A (ja) * 1986-02-13 1987-08-14 Nippon Steel Corp 耐食性にすぐれた溶融アルミメツキ鋼板の製造法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62185865A (ja) * 1986-02-13 1987-08-14 Nippon Steel Corp 耐食性にすぐれた溶融アルミメツキ鋼板の製造法

Also Published As

Publication number Publication date
JPH0152945B2 (enrdf_load_stackoverflow) 1989-11-10

Similar Documents

Publication Publication Date Title
AU509939B2 (en) Input/output cache system
JPS5758433A (en) Clock synchronizing system
JPS5336105A (en) Synchronous circuit connecting system
JPS53149037A (en) Image forming system
JPS53139456A (en) Clock driver circuit
JPS5381059A (en) Digital phase synchronizing system
JPS5419615A (en) Control system for input and output unit
JPS53118325A (en) Control system for input/output device
JPS5416945A (en) Signal transmission system
JPS56134308A (en) Synchronizing circuit
JPS53139941A (en) Connection system for input and output control unit
JPS52113146A (en) Synchronous system
JPS5758435A (en) Clock synchronizing system
JPS52153317A (en) Pcm synchronous multiplication system
JPS522205A (en) Information transmission system
JPS52142403A (en) Signal synchronous system
JPS5333551A (en) Arithmetic control unit
JPS5336405A (en) Loop transmission system
JPS5412554A (en) Duty control system
JPS55100747A (en) Operating-power reduction control system
JPS5787643A (en) Clock controlling system
JPS57125425A (en) System for information transmission
JPS52119002A (en) Signal processing circuit
JPS5336406A (en) Loop transmission system
JPS5425642A (en) Input and output control system