JPS5752273A - Horizontal synchronizing circuit - Google Patents

Horizontal synchronizing circuit

Info

Publication number
JPS5752273A
JPS5752273A JP16227480A JP16227480A JPS5752273A JP S5752273 A JPS5752273 A JP S5752273A JP 16227480 A JP16227480 A JP 16227480A JP 16227480 A JP16227480 A JP 16227480A JP S5752273 A JPS5752273 A JP S5752273A
Authority
JP
Japan
Prior art keywords
circuit
horizontal
synchronizing signal
synchronizing
detecting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16227480A
Other languages
Japanese (ja)
Other versions
JPS6155825B2 (en
Inventor
Nobukazu Hosoya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd, Sanyo Denki Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP16227480A priority Critical patent/JPS5752273A/en
Publication of JPS5752273A publication Critical patent/JPS5752273A/en
Publication of JPS6155825B2 publication Critical patent/JPS6155825B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • H04N5/12Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

PURPOSE:To prevent a malfunction of a detecting circuit, which is caused by a noise, and to detect a synchronizing state exactly, by inhibiting a horizontal synchronizing input to the detecting circuit only during the period of a burst gate pulse, when switching an operation of an AFC or APC circuit. CONSTITUTION:A horizontal synchronizing signal HP is set to a reference signal, frequency of an nfH VCO7 oscillating higher frequency than horizontal frequency is divided by a frequency-dividing circuit 8, and a horizontal AFC circuit 1 or a horizontal APC circuit 2 is controlled in accordance with a phase difference between said divided output and the synchronizing signal HP. This horizontal synchronizing circuit is provided with an H killer circuit 14 for detecting the coincidence of phase of the synchronizing signal HP and a horizontal flyback pulse FP outputted from a horizontal deflection part 3, a gate circuit 4 for inputting the synchronizing signal HP and the divided output from the circuit 8, a phase detecting circut 5 and an LPF6 are controlled by an output of said circuit 14, an input of the synchronizing signal HP to the circuit 5 is inhibited only during the period of a burst gate pulse, and a malfunction of the circuit 5, which is caused by a noise is prevented.
JP16227480A 1980-11-17 1980-11-17 Horizontal synchronizing circuit Granted JPS5752273A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16227480A JPS5752273A (en) 1980-11-17 1980-11-17 Horizontal synchronizing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16227480A JPS5752273A (en) 1980-11-17 1980-11-17 Horizontal synchronizing circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP12746080A Division JPS5752268A (en) 1980-09-12 1980-09-12 Horizontal synchronizing circuit

Publications (2)

Publication Number Publication Date
JPS5752273A true JPS5752273A (en) 1982-03-27
JPS6155825B2 JPS6155825B2 (en) 1986-11-29

Family

ID=15751344

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16227480A Granted JPS5752273A (en) 1980-11-17 1980-11-17 Horizontal synchronizing circuit

Country Status (1)

Country Link
JP (1) JPS5752273A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0119870Y2 (en) * 1985-04-30 1989-06-08
JPH0646517U (en) * 1992-12-10 1994-06-28 株式会社セイバン bag

Also Published As

Publication number Publication date
JPS6155825B2 (en) 1986-11-29

Similar Documents

Publication Publication Date Title
ES476074A1 (en) Line oscillator synchronizing circuit
JPS55147077A (en) Synchronizing signal generator
JPS5457829A (en) Processing circuit for color video signal
ES8303866A1 (en) Dual mode horizontal deflection circuit
JPS5752273A (en) Horizontal synchronizing circuit
JPS5752268A (en) Horizontal synchronizing circuit
JPS5752272A (en) Horizontal synchronizing circuit
JPS5752271A (en) Horizontal synchronizing circuit
ES8106643A1 (en) Synchronizing an oscillator from a television signal
GB1352772A (en) Colour television signal reproducing system
ES8302393A1 (en) Composite timing signal generator with predictable output level
JPS55147884A (en) Aft circuit of television receiver
JPS572168A (en) Generating system of synchronous signal
JPS5648789A (en) Processor for video signal
JPS56119576A (en) Pulse generating circuit
JPS57155883A (en) Vertical synchronizing device
SU425371A1 (en)
JPS5748842A (en) Frame synchronizing circuit
JPS54137228A (en) Protective circuit for horizontal circuit of television picture receiver
JPS55166327A (en) Preset type channel selector
JPS5550783A (en) Automatic frequency adjusting device
JPS5730472A (en) Reception detecting circuit
JPS5685988A (en) Record reproducing device of pal system color television signal
JPS57184373A (en) Pulse generating circuit
JPS6449394A (en) Chrominance signal processing circuit