JPS5740800A - High-speed readout circuit of sequential storage device - Google Patents

High-speed readout circuit of sequential storage device

Info

Publication number
JPS5740800A
JPS5740800A JP55116602A JP11660280A JPS5740800A JP S5740800 A JPS5740800 A JP S5740800A JP 55116602 A JP55116602 A JP 55116602A JP 11660280 A JP11660280 A JP 11660280A JP S5740800 A JPS5740800 A JP S5740800A
Authority
JP
Japan
Prior art keywords
inputted
storage device
speed readout
readout circuit
sequential storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55116602A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6143792B2 (enrdf_load_stackoverflow
Inventor
Hisashi Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP55116602A priority Critical patent/JPS5740800A/ja
Publication of JPS5740800A publication Critical patent/JPS5740800A/ja
Publication of JPS6143792B2 publication Critical patent/JPS6143792B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/16—Multiplexed systems, i.e. using two or more similar devices which are alternately accessed for enqueue and dequeue operations, e.g. ping-pong buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Shift Register Type Memory (AREA)
JP55116602A 1980-08-22 1980-08-22 High-speed readout circuit of sequential storage device Granted JPS5740800A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55116602A JPS5740800A (en) 1980-08-22 1980-08-22 High-speed readout circuit of sequential storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55116602A JPS5740800A (en) 1980-08-22 1980-08-22 High-speed readout circuit of sequential storage device

Publications (2)

Publication Number Publication Date
JPS5740800A true JPS5740800A (en) 1982-03-06
JPS6143792B2 JPS6143792B2 (enrdf_load_stackoverflow) 1986-09-30

Family

ID=14691214

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55116602A Granted JPS5740800A (en) 1980-08-22 1980-08-22 High-speed readout circuit of sequential storage device

Country Status (1)

Country Link
JP (1) JPS5740800A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5331598A (en) * 1991-12-09 1994-07-19 Tsukasa Matsushita Memory control device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0241666A (ja) * 1988-07-29 1990-02-09 Matsushita Refrig Co Ltd トランジスタインバータ装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52100941A (en) * 1975-12-31 1977-08-24 Olivetti & Co Spa Device for addressing memory

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52100941A (en) * 1975-12-31 1977-08-24 Olivetti & Co Spa Device for addressing memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5331598A (en) * 1991-12-09 1994-07-19 Tsukasa Matsushita Memory control device

Also Published As

Publication number Publication date
JPS6143792B2 (enrdf_load_stackoverflow) 1986-09-30

Similar Documents

Publication Publication Date Title
KR890015157A (ko) 고속 디지탈 신호처리 프로세서
KR870009312A (ko) 자동판매기용 제어장치
JPS5740800A (en) High-speed readout circuit of sequential storage device
JPS5771151A (en) Pakage for semiconductor device
JPS55163547A (en) Copy discrete control apparatus
JPS5768949A (en) Buffer memory control system in packet transmission
JPS55163697A (en) Memory device
JPS56126373A (en) Picture reading device
EP0176655A3 (en) Programmable controller
JPS55105719A (en) Buffer device
JPS5253499A (en) Automatic vending machine
JPS5588154A (en) Data storage method
GB1103110A (en) Electrical apparatus
JPS5412528A (en) Data processor
JPS5469035A (en) Magnetic bubble cassette memory
JPS5578356A (en) Error information check method of card information processing unit and its circuit
JPS5640356A (en) Emergency reporting unit
JPS5777979A (en) Collecting device for data on nulclear medical science
JPS523345A (en) Data memory
JPS57132242A (en) Restoring device for compressed data
JPS5635262A (en) Sales data memory device
JPS56147225A (en) Terminal equipment
JPS5522225A (en) Memory scan device
JPS6484306A (en) Sequence program generating device
JPS5660391A (en) Small-size electronic apparatus