JPS5736429A - Deisukyuubatsufuasochi - Google Patents

Deisukyuubatsufuasochi

Info

Publication number
JPS5736429A
JPS5736429A JP10907080A JP10907080A JPS5736429A JP S5736429 A JPS5736429 A JP S5736429A JP 10907080 A JP10907080 A JP 10907080A JP 10907080 A JP10907080 A JP 10907080A JP S5736429 A JPS5736429 A JP S5736429A
Authority
JP
Japan
Prior art keywords
circuit
data
fifo
buffer device
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10907080A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6353629B2 (cs
Inventor
Seiichi Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP10907080A priority Critical patent/JPS5736429A/ja
Publication of JPS5736429A publication Critical patent/JPS5736429A/ja
Publication of JPS6353629B2 publication Critical patent/JPS6353629B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/20—Signal processing not specific to the method of recording or reproducing; Circuits therefor for correction of skew for multitrack recording

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
JP10907080A 1980-08-08 1980-08-08 Deisukyuubatsufuasochi Granted JPS5736429A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10907080A JPS5736429A (ja) 1980-08-08 1980-08-08 Deisukyuubatsufuasochi

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10907080A JPS5736429A (ja) 1980-08-08 1980-08-08 Deisukyuubatsufuasochi

Publications (2)

Publication Number Publication Date
JPS5736429A true JPS5736429A (ja) 1982-02-27
JPS6353629B2 JPS6353629B2 (cs) 1988-10-25

Family

ID=14500829

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10907080A Granted JPS5736429A (ja) 1980-08-08 1980-08-08 Deisukyuubatsufuasochi

Country Status (1)

Country Link
JP (1) JPS5736429A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6362026A (ja) * 1986-09-03 1988-03-18 Nec Corp データ転送制御回路

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0586431U (ja) * 1991-07-19 1993-11-22 林時計工業株式会社 部品装着装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6362026A (ja) * 1986-09-03 1988-03-18 Nec Corp データ転送制御回路

Also Published As

Publication number Publication date
JPS6353629B2 (cs) 1988-10-25

Similar Documents

Publication Publication Date Title
JPS5755463A (en) First-in first-out storage device and processor including it
KR900014984A (ko) 2개 비동기 클럭신호간의 시간지연의 출력신호표시를 제공하는 회로소자와 방법
KR910014713A (ko) 2개의 비동기 펄스간의 시간을 측정하는 방법 및 시간 측정 회로
CA1266130C (en) CIRCULAR BUFFER FOR FIRST INPUTS, FIRST OUTPUTS DATA
JPS57120146A (en) Data transfer device
JPS5736429A (ja) Deisukyuubatsufuasochi
DE3465231D1 (en) Single clocked latch circuit
EP1197759A3 (en) Reliable comparison circuit in an automatic test equipment
JPS54103649A (en) Data transmission control system between arithmetic control elements
JPS5696552A (en) Erastic storage
JPS5471527A (en) Magnetic bubble memory unit
EP0344736A3 (en) High-speed synchronous data transfer system
JPS5685133A (en) Device number setting system
JPS6479673A (en) Test system for ram contained lsi chip
JPS537165A (en) Synchronism detecting circuit of phase control circuit
JPS561356A (en) Logical-signal detection circuit
JPS54104227A (en) Information recording system
JPS57166646A (en) Logical circuit
JPS56118137A (en) Input device for digital signal
JPS554683A (en) Test device for logic circuit
JPS57137953A (en) Clock stop system
JPS5694591A (en) Failure diagnosis system of buffer memory circuit first-in and first-out
KR900017343A (ko) 다이얼펄스 측정회로
JPS52103655A (en) Protection relay
JPS52154311A (en) Fifo queue processing system