JPS57209553A - Information processor - Google Patents
Information processorInfo
- Publication number
- JPS57209553A JPS57209553A JP56095447A JP9544781A JPS57209553A JP S57209553 A JPS57209553 A JP S57209553A JP 56095447 A JP56095447 A JP 56095447A JP 9544781 A JP9544781 A JP 9544781A JP S57209553 A JPS57209553 A JP S57209553A
- Authority
- JP
- Japan
- Prior art keywords
- main storage
- failure information
- address
- register
- address bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
Abstract
PURPOSE:To make analysis of causes to failures quickly in the restart of a system, by storing failure information to a storage location of the failure information in a system and transferring the information to a failure information storage area set with a main storage device after a relief type initial set succeedingly. CONSTITUTION:After failure information read out from the 1st scratch pad memory 7 is stored in a failure information storage area 13, an address set to a main storage address register 14 passes through a main storage write address bus 26 and added by 4 with a main storage address counter 15, and the result of operation passes through an address bus 27 and is set to the main storage address register 14. Further, the address passes through an address bus 26 and is set to a main storage address register 16. The next failure information is read out from the memory 7 similarly, set to a main storage write register 12 and written in the failure information storage area 13 instructed with a main storage address bus 25 by the register 16 preset.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56095447A JPS57209553A (en) | 1981-06-19 | 1981-06-19 | Information processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56095447A JPS57209553A (en) | 1981-06-19 | 1981-06-19 | Information processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57209553A true JPS57209553A (en) | 1982-12-22 |
Family
ID=14137941
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56095447A Pending JPS57209553A (en) | 1981-06-19 | 1981-06-19 | Information processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57209553A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60134355A (en) * | 1983-12-21 | 1985-07-17 | Hitachi Ltd | System state displaying system |
JPS6120147A (en) * | 1984-07-06 | 1986-01-28 | Nec Corp | Displaying system of system status |
-
1981
- 1981-06-19 JP JP56095447A patent/JPS57209553A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60134355A (en) * | 1983-12-21 | 1985-07-17 | Hitachi Ltd | System state displaying system |
JPS6120147A (en) * | 1984-07-06 | 1986-01-28 | Nec Corp | Displaying system of system status |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8406759A1 (en) | Computer system with multiple operating systems. | |
ES8406758A1 (en) | Operating system supervisor. | |
JPS5539994A (en) | Multiprocessor system | |
JPS57209553A (en) | Information processor | |
KR890007161A (en) | Multi-beeper used for processor-memory data transfer | |
JPS55108027A (en) | Processor system | |
JPS5533282A (en) | Buffer control system | |
JPS57209545A (en) | Data processing system | |
JPS57133598A (en) | System for write control of erroneous operation address | |
JPS5740790A (en) | Storage control system | |
JPS57182865A (en) | Microprocessor | |
JPS5745647A (en) | Control storage control system | |
JPS54140841A (en) | Memory control system of multiprocessor system | |
JPS5786968A (en) | Doubled computer system | |
JPS57153352A (en) | Input and output instruction tracing system | |
JPS57152600A (en) | Duplicating system of memory device | |
JPS5729164A (en) | Computer system | |
JPS57109199A (en) | Alternate memory check system | |
JPS5734264A (en) | Multiprocessor | |
JPS57168318A (en) | Data transmitting device | |
JPS57189386A (en) | Information processor | |
JPS57152038A (en) | Arithmetic processing device | |
JPS5786193A (en) | Information processor | |
JPS5720851A (en) | Data processor | |
JPS56159747A (en) | Program testing device |