JPS57208684A - Buffer recording device - Google Patents

Buffer recording device

Info

Publication number
JPS57208684A
JPS57208684A JP56093040A JP9304081A JPS57208684A JP S57208684 A JPS57208684 A JP S57208684A JP 56093040 A JP56093040 A JP 56093040A JP 9304081 A JP9304081 A JP 9304081A JP S57208684 A JPS57208684 A JP S57208684A
Authority
JP
Japan
Prior art keywords
data
buffer
memory
transferred
given
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56093040A
Other languages
Japanese (ja)
Other versions
JPS6136666B2 (en
Inventor
Koichi Tsukizoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56093040A priority Critical patent/JPS57208684A/en
Publication of JPS57208684A publication Critical patent/JPS57208684A/en
Publication of JPS6136666B2 publication Critical patent/JPS6136666B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Abstract

PURPOSE:To minimize the necessary hardware quantity without introducing busy state of a buffer storage device although the block is being transferred from a main storage device, by adding the display bit of the storage position into a control table memory. CONSTITUTION:If the desired data is within a block having a display of validity given by the validity bit information within a control table memory 8 when an access is given to a main memory device, either reading data of a data memory 6 or a data buffer 7 is selected by the storage position display bit information to be used for a desired data. In case the validity bit information is displayed invalid an access is given to the device and the block transferred from the device 1 is stored in the buffer 7. Then the control 21 is carried out so that the valied data in the buffer 7 is transferred to the memory 6 with use of the idle time.
JP56093040A 1981-06-18 1981-06-18 Buffer recording device Granted JPS57208684A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56093040A JPS57208684A (en) 1981-06-18 1981-06-18 Buffer recording device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56093040A JPS57208684A (en) 1981-06-18 1981-06-18 Buffer recording device

Publications (2)

Publication Number Publication Date
JPS57208684A true JPS57208684A (en) 1982-12-21
JPS6136666B2 JPS6136666B2 (en) 1986-08-19

Family

ID=14071379

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56093040A Granted JPS57208684A (en) 1981-06-18 1981-06-18 Buffer recording device

Country Status (1)

Country Link
JP (1) JPS57208684A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6168655A (en) * 1984-09-11 1986-04-09 Fujitsu Ltd Access method for buffer storage

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6168655A (en) * 1984-09-11 1986-04-09 Fujitsu Ltd Access method for buffer storage

Also Published As

Publication number Publication date
JPS6136666B2 (en) 1986-08-19

Similar Documents

Publication Publication Date Title
NO166430C (en) DATAOVERFOERINGSSYSTEM.
JPS57208684A (en) Buffer recording device
EP0323123A3 (en) A storage control system in a computer system
JPS5456726A (en) Display control system
JPS5324238A (en) Data processing system for display system
JPS5567865A (en) Electronic desk computer
JPS57153334A (en) File readout and write-in control system
JPS5736488A (en) Memory controller
JPS57182247A (en) Buffer memory device
JPS5750378A (en) Control system of data processor
JPS5368916A (en) Display system
JPS563485A (en) Buffer memory device
JPS54112130A (en) Buffer memory transfer system
JPS57209525A (en) Access controlling system for channel buffer
JPS56123047A (en) Electronic computer device
JPS5643896A (en) Key telephone control circuit
JPS6419447A (en) Cache memory device
JPS5473527A (en) Buffer memory control system
JPS54119846A (en) Memory unit
JPS5290231A (en) Address control of display memory
JPS5385125A (en) Refresh memory read/write control system in display unit
JPS6419457A (en) Memory device
JPS57207942A (en) Unpacking circuit
JPS57103564A (en) Read control system of disk device
JPS642162A (en) Duplicated computer system