JPS6419447A - Cache memory device - Google Patents

Cache memory device

Info

Publication number
JPS6419447A
JPS6419447A JP62176706A JP17670687A JPS6419447A JP S6419447 A JPS6419447 A JP S6419447A JP 62176706 A JP62176706 A JP 62176706A JP 17670687 A JP17670687 A JP 17670687A JP S6419447 A JPS6419447 A JP S6419447A
Authority
JP
Japan
Prior art keywords
cache memory
memory device
data
mmu
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62176706A
Other languages
Japanese (ja)
Inventor
Tadashi Hara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62176706A priority Critical patent/JPS6419447A/en
Publication of JPS6419447A publication Critical patent/JPS6419447A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To normally access a main storage device without changing the interface of the main storage device, by merging and storing read data and write data in response to a write request when a cache cannot be used. CONSTITUTION:A cache memory device 1 of the swap system is provided with a buffer 24 where store data from the request source and read data from a main storage device (MMU) 4 are merged and held. Thus, the MMU 4 is normally accessed without changing the interface to the MMU 4, namely, with the interface only for block read and block store even if all of a data array (DA) 22 of the cache memory device 1 cannot be used.
JP62176706A 1987-07-15 1987-07-15 Cache memory device Pending JPS6419447A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62176706A JPS6419447A (en) 1987-07-15 1987-07-15 Cache memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62176706A JPS6419447A (en) 1987-07-15 1987-07-15 Cache memory device

Publications (1)

Publication Number Publication Date
JPS6419447A true JPS6419447A (en) 1989-01-23

Family

ID=16018329

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62176706A Pending JPS6419447A (en) 1987-07-15 1987-07-15 Cache memory device

Country Status (1)

Country Link
JP (1) JPS6419447A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10441959B2 (en) 2011-10-28 2019-10-15 Medtronic Xomed, Inc. Multi-orifice spray head

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10441959B2 (en) 2011-10-28 2019-10-15 Medtronic Xomed, Inc. Multi-orifice spray head

Similar Documents

Publication Publication Date Title
US5226147A (en) Semiconductor memory device for simple cache system
TW239200B (en) A data processor having a cache memory capable of being used as a linear ram bank
CA2027226A1 (en) Information Processing System
EP0744748A3 (en) High memory capacity DIMM with data and state memory
EP0205965A3 (en) Peripheral subsystem having read/write cache with record access
DE69430599D1 (en) Dynamically expandable storage unit matrix system
CA2011518A1 (en) Distributed cache dram chip and control method
CA2066454A1 (en) Apparatus and method for maintaining cache/main memory consistency
CA2020275A1 (en) Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access
KR890003688B1 (en) Buffer-storage control system
DE69317148D1 (en) Storage arrangement with redundant storage arrangement
CA2026741A1 (en) Main storage memory cards having single bit set and reset functions
JPS6419447A (en) Cache memory device
EP0323123A3 (en) A storage control system in a computer system
GB1196752A (en) Improvements relating to Data Handling Arrangements.
DE69433147D1 (en) Symmetrical multiprocessor system with a unified environment and distributed system functions
GB9724033D0 (en) Method and apparatus for controlling shared memory access
JPS6426220A (en) Writing system for memory card
JPS57182247A (en) Buffer memory device
JPS6450139A (en) Cache memory access system
JPH04324187A (en) Dynamic ram
JPS56159886A (en) Buffer memory device
JPS556685A (en) Intermediate buffer memory control system
JPS56159885A (en) Storage device
JPS6486395A (en) Storage device