JPS57207491A - Digital signal receiver - Google Patents
Digital signal receiverInfo
- Publication number
- JPS57207491A JPS57207491A JP9325981A JP9325981A JPS57207491A JP S57207491 A JPS57207491 A JP S57207491A JP 9325981 A JP9325981 A JP 9325981A JP 9325981 A JP9325981 A JP 9325981A JP S57207491 A JPS57207491 A JP S57207491A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- output
- data
- characteristic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/025—Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
- H04N7/035—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal
- H04N7/0357—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal for error detection or correction
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Systems (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To prevent a malfunction at sampling, by detecting errors of the 1st and final bits during the period of continuous high level in a framing code signl and compensating a group delay characteristic of transmission line, in a TV character broadcast receiver. CONSTITUTION:A detected output of a circuit 1 including a VIF detector from a tuner in a receiver is fed to a gate circuit 2 via relays 12 and 13, and 1H component to which a chracter multiplex signal is inserted is picked up. The output is converted into a rectangular wave with a data slicer circuit 3, a sampling clock forming circuit 4 obtains a CRI signal to form a clock. An output of an FRC signal detection and timing pulse generating circuit 5 picks up a data signl, a serial/parallel conversion 6 is applied, and a bit error detecting circuit 14 detects the first and last bit-errors during the continuous high level period in the FRC signal. Group delay characteristic compensation circuits 10 and 12 are selected according to the detection output, and a lead characteristic is fed to the circuit 10 and a lag characteristic is provided for the circuit 11. The data after compensation is processed 7 for character signal and displayed 9 superimposingly.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9325981A JPS57207491A (en) | 1981-06-16 | 1981-06-16 | Digital signal receiver |
CA000394291A CA1177138A (en) | 1981-01-20 | 1982-01-15 | Digital signal receiver |
AU79594/82A AU554973B2 (en) | 1981-01-20 | 1982-01-18 | Digital receiver error detection |
US06/340,829 US4461002A (en) | 1981-04-07 | 1982-01-19 | Digital signal receiver |
EP19820100350 EP0056649B1 (en) | 1981-01-20 | 1982-01-19 | Digital signal receiver |
DE8282100350T DE3266081D1 (en) | 1981-01-20 | 1982-01-19 | Digital signal receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9325981A JPS57207491A (en) | 1981-06-16 | 1981-06-16 | Digital signal receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57207491A true JPS57207491A (en) | 1982-12-20 |
JPS6237872B2 JPS6237872B2 (en) | 1987-08-14 |
Family
ID=14077487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9325981A Granted JPS57207491A (en) | 1981-01-20 | 1981-06-16 | Digital signal receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57207491A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01162082A (en) * | 1987-12-18 | 1989-06-26 | Fujitsu General Ltd | Waveform equivalent circuit for character broadcast receiver |
-
1981
- 1981-06-16 JP JP9325981A patent/JPS57207491A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01162082A (en) * | 1987-12-18 | 1989-06-26 | Fujitsu General Ltd | Waveform equivalent circuit for character broadcast receiver |
JPH0522436B2 (en) * | 1987-12-18 | 1993-03-29 | Fujitsu General Ltd |
Also Published As
Publication number | Publication date |
---|---|
JPS6237872B2 (en) | 1987-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW376651B (en) | A digital signal system having a sync confidence counter | |
JPS54139406A (en) | Digital signal transmission method | |
JPS55110448A (en) | Digital signal transmission system | |
ES8703219A1 (en) | Method and apparatus for converting a digital data | |
JPS57207491A (en) | Digital signal receiver | |
DE3464449D1 (en) | Method and circuit for compensating echo signals | |
EP0056748A3 (en) | Method and device for the synchronization, on reception, of digital signals transmitted as packets | |
JPS5799884A (en) | Multiplex transmission of video signal | |
JPS5451340A (en) | Data transmitter | |
PT79621A (en) | METHOD AND CIRCUIT FOR REGENERATING SIGNIFICANT MOMENTS OF A PERIODIC SIGNAL | |
EP0496589A2 (en) | CODEC synchronisation | |
JPS5593343A (en) | Multi-frame synchronizing system | |
KR900002742B1 (en) | Device recieving r-2 mfc | |
JPS60167624A (en) | Sampling time synchronizer | |
JPS57121383A (en) | Digital signal receiver | |
JPS5725748A (en) | Start-stop synchronizing system | |
JPS6454971A (en) | Synchronizing correction device for facsimile broadcast | |
JPS56147541A (en) | Remote process input and output controller for computer | |
JPS57132446A (en) | Multiplex transmission device | |
JPS5758484A (en) | Digital transmission system | |
JPS54918A (en) | Facsimile transmission system | |
JPS57143993A (en) | Data transfer system | |
JPS58161546A (en) | Multiplex transmitter | |
JPS5455105A (en) | Re-synchronizing circuit for start-stop synchronizing signal | |
JPS57185736A (en) | Acquisition system for time division multiplex satellite line |