JPS57206963A - Multiplier/divider - Google Patents
Multiplier/dividerInfo
- Publication number
- JPS57206963A JPS57206963A JP56092503A JP9250381A JPS57206963A JP S57206963 A JPS57206963 A JP S57206963A JP 56092503 A JP56092503 A JP 56092503A JP 9250381 A JP9250381 A JP 9250381A JP S57206963 A JPS57206963 A JP S57206963A
- Authority
- JP
- Japan
- Prior art keywords
- output
- subtractor
- adder
- selective
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/527—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel
- G06F7/5272—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel with row wise addition of partial products
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49931—Modulo N reduction of final result
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56092503A JPS57206963A (en) | 1981-06-16 | 1981-06-16 | Multiplier/divider |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56092503A JPS57206963A (en) | 1981-06-16 | 1981-06-16 | Multiplier/divider |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57206963A true JPS57206963A (en) | 1982-12-18 |
JPH0225540B2 JPH0225540B2 (ja) | 1990-06-04 |
Family
ID=14056106
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56092503A Granted JPS57206963A (en) | 1981-06-16 | 1981-06-16 | Multiplier/divider |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57206963A (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04127226U (ja) * | 1991-01-19 | 1992-11-19 | 三雄 紀藤 | オゾン発生装置 |
-
1981
- 1981-06-16 JP JP56092503A patent/JPS57206963A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0225540B2 (ja) | 1990-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5650439A (en) | Binary multiplier cell circuit | |
JPS5345949A (en) | Arithmetic unit for n-point discrete fourier conversion | |
JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
JPS57206963A (en) | Multiplier/divider | |
GB1522169A (en) | Non-recursive digital filter | |
JPS5763985A (en) | Processing circuit of chroma signal | |
JPS56123038A (en) | Division control system | |
JPS57206964A (en) | Multiplier/divider | |
JPS5694435A (en) | Multiplying circuit | |
JPS5752959A (en) | Multiplier | |
JPS5642869A (en) | Motion picture/still picture separator | |
JPS6461121A (en) | Semiconductor integrated circuit | |
JPS5668834A (en) | Logarithm converting device | |
JPS52100945A (en) | Multiplication system | |
JPS52147022A (en) | Key input system | |
JPS553066A (en) | Composite multiplier | |
JPS5378743A (en) | Multiplier | |
JPS54104216A (en) | Receiver for digital multi-frequency signal | |
JPS5764864A (en) | Digital arithmetic circuit | |
JPS54134678A (en) | Effective value measuring apparatus | |
JPS5471535A (en) | Fourier conversion circuit of continuous processing and dispersion | |
JPS57182845A (en) | Digital multiplying circuit | |
JPS57189249A (en) | Operating circuit | |
JPS5494856A (en) | Non-circulation type filter | |
JPS55166740A (en) | Addition system |