JPS57199043A - Operating device - Google Patents

Operating device

Info

Publication number
JPS57199043A
JPS57199043A JP8539481A JP8539481A JPS57199043A JP S57199043 A JPS57199043 A JP S57199043A JP 8539481 A JP8539481 A JP 8539481A JP 8539481 A JP8539481 A JP 8539481A JP S57199043 A JPS57199043 A JP S57199043A
Authority
JP
Japan
Prior art keywords
carry
circuit
output
significant bit
inputted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8539481A
Other languages
English (en)
Japanese (ja)
Other versions
JPS622329B2 (enFirst
Inventor
Tomoaki Isozaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP8539481A priority Critical patent/JPS57199043A/ja
Publication of JPS57199043A publication Critical patent/JPS57199043A/ja
Publication of JPS622329B2 publication Critical patent/JPS622329B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP8539481A 1981-06-03 1981-06-03 Operating device Granted JPS57199043A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8539481A JPS57199043A (en) 1981-06-03 1981-06-03 Operating device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8539481A JPS57199043A (en) 1981-06-03 1981-06-03 Operating device

Publications (2)

Publication Number Publication Date
JPS57199043A true JPS57199043A (en) 1982-12-06
JPS622329B2 JPS622329B2 (enFirst) 1987-01-19

Family

ID=13857548

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8539481A Granted JPS57199043A (en) 1981-06-03 1981-06-03 Operating device

Country Status (1)

Country Link
JP (1) JPS57199043A (enFirst)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018116483A1 (ja) * 2016-12-21 2018-06-28 和己 阿部 １１進法以上の位取り記数法にてコンピュータ内部に表現された数値を用いた計算

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5047532A (enFirst) * 1973-08-27 1975-04-28
JPS5563434A (en) * 1978-11-07 1980-05-13 Fujitsu Ltd Adder

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5047532A (enFirst) * 1973-08-27 1975-04-28
JPS5563434A (en) * 1978-11-07 1980-05-13 Fujitsu Ltd Adder

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018116483A1 (ja) * 2016-12-21 2018-06-28 和己 阿部 １１進法以上の位取り記数法にてコンピュータ内部に表現された数値を用いた計算

Also Published As

Publication number Publication date
JPS622329B2 (enFirst) 1987-01-19

Similar Documents

Publication Publication Date Title
GB1312791A (en) Arithmetic and logical units
JPS57199043A (en) Operating device
US4417316A (en) Digital binary increment circuit apparatus
GB1171266A (en) Arithmetic and Logic Circuits, e.g. for use in Computing
GB1135108A (en) Binary digital circuits
US4989174A (en) Fast gate and adder for microprocessor ALU
JPS553064A (en) Binary/decimal adder device
JPS53121435A (en) Arithmetic operation control unit
JPS56105505A (en) High-speed sequence control device with numerical operation function
JPS55164942A (en) Division circuit
JPS57157639A (en) Semiconductor circuit
JPS5846732B2 (ja) 論理演算回路
SU1465997A1 (ru) Асинхронный распределитель
RU2007861C1 (ru) Реверсивный двоичный счетчик
EP0150275A3 (en) Circuit arrangement for the generation of check bits
JPS62123526A (ja) デイジタル信号プロセツサ用中央処理装置
JPH0782424B2 (ja) キヤリ−の伝達が行なわれるデジタル回路
JPS5769410A (en) Programmable logic controller
JPS5794842A (en) Arithmetic device
JPS57106229A (en) Cmos multiinput storage circuit
JPS54124664A (en) Integrated circuit unit
JPS5713534A (en) Key input buffer controlling system
JPS5370639A (en) 1-bit arithmetic operation circuit
JPS5291625A (en) Portable computer
JPH01201725A (ja) 算術論理演算回路