JPS57179917A - Malfunction preventing device in pcm signal reproducing system - Google Patents
Malfunction preventing device in pcm signal reproducing systemInfo
- Publication number
- JPS57179917A JPS57179917A JP56062785A JP6278581A JPS57179917A JP S57179917 A JPS57179917 A JP S57179917A JP 56062785 A JP56062785 A JP 56062785A JP 6278581 A JP6278581 A JP 6278581A JP S57179917 A JPS57179917 A JP S57179917A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- pulse
- frame pulse
- reproducing system
- missing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10527—Audio or video recording; Data buffering arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
PURPOSE:To prevent malfunction of a frame pulse in a pickup PCM signal reproducing system, by substituting an internal CH pulse for the frame pulse if missing pickup of the frame pulse takes place. CONSTITUTION:A T4 is an input terminal of a phase comparator 2A to which a frame pulse as a reference signal input is supplied, and a T5 is similarly an input terminal of an internal CH pulse. A T6 is an input terminal of a frequency divider output as a comparison signal input and a T7 is an output terminal. At a normal operating state, phase comparison between the frame pulse at the terminal T4 and the frequency divider output at the terminal T6 is made, and an oscillation frequency of a voltage controlled oscillator VCO is controlled with the phase comparison output at the terminal T7 for stable operation. Next, even if missing of pickup of the frame pulse takes place due to any external disturbance, a comparator 2A is in set state with the internal CH pulse shown in a position (e) just after the missing to prevent malfunction of the reproducing system.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56062785A JPS57179917A (en) | 1981-04-24 | 1981-04-24 | Malfunction preventing device in pcm signal reproducing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56062785A JPS57179917A (en) | 1981-04-24 | 1981-04-24 | Malfunction preventing device in pcm signal reproducing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57179917A true JPS57179917A (en) | 1982-11-05 |
Family
ID=13210347
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56062785A Pending JPS57179917A (en) | 1981-04-24 | 1981-04-24 | Malfunction preventing device in pcm signal reproducing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57179917A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6086939A (en) * | 1983-10-18 | 1985-05-16 | Fujitsu Ltd | Clock reproduction system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53118108A (en) * | 1977-03-25 | 1978-10-16 | Sony Corp | Pcm signal processor |
JPS5514513A (en) * | 1978-07-14 | 1980-02-01 | Sony Corp | Recording and reproducing unit for digital signal |
-
1981
- 1981-04-24 JP JP56062785A patent/JPS57179917A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53118108A (en) * | 1977-03-25 | 1978-10-16 | Sony Corp | Pcm signal processor |
JPS5514513A (en) * | 1978-07-14 | 1980-02-01 | Sony Corp | Recording and reproducing unit for digital signal |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6086939A (en) * | 1983-10-18 | 1985-05-16 | Fujitsu Ltd | Clock reproduction system |
JPH0220187B2 (en) * | 1983-10-18 | 1990-05-08 | Fujitsu Ltd |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6448267A (en) | Pll circuit for magnetic disk device | |
GB1447507A (en) | Frequency stabilised oscillator circuit arrangements | |
EP0218406A3 (en) | Sampling clock generation circuit | |
US4363003A (en) | Phase locked loop for use with discontinuous input signals | |
JPS57179917A (en) | Malfunction preventing device in pcm signal reproducing system | |
JPS57104329A (en) | Phase synchronizing circuit | |
GB2227136A (en) | Frequency tracking system | |
JPS56158536A (en) | Pil oscillation circuit | |
CA2192881A1 (en) | PLL Circuit and Noise Reduction Means for PLL Circuit | |
GB1531632A (en) | Phase-locked loop arrangements | |
EP0206247A3 (en) | Pll frequency synthesizer | |
JPS5486256A (en) | Frequency control circuit | |
JPS5620355A (en) | Clock signal forming circuit | |
GB1280104A (en) | Circuit for regulating the mean frequency of an oscillating system | |
JPS57118444A (en) | Processor of transmitted signal | |
JPS6412691A (en) | Video signal sampling circuit | |
JPH0422376B2 (en) | ||
SU1525930A1 (en) | Device for receiving relative bi-pulse signal | |
GB1098016A (en) | Improvements in or relating to circuit arrangements for synchronising relaxation oscillators | |
JPS6446319A (en) | Phase locked loop circuit | |
KR920015741A (en) | PLL circuit for frequency control | |
JPS56169435A (en) | Phase synchronization oscillator | |
JP2519887Y2 (en) | Phase locked oscillator | |
JPS6485426A (en) | Phase locked loop circuit | |
JPS57160285A (en) | Reproducing device for color video signal |