JPS57176591A - Memory refresh control system - Google Patents
Memory refresh control systemInfo
- Publication number
- JPS57176591A JPS57176591A JP56060350A JP6035081A JPS57176591A JP S57176591 A JPS57176591 A JP S57176591A JP 56060350 A JP56060350 A JP 56060350A JP 6035081 A JP6035081 A JP 6035081A JP S57176591 A JPS57176591 A JP S57176591A
- Authority
- JP
- Japan
- Prior art keywords
- address
- circuit
- request
- signal
- refresh
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Abstract
PURPOSE:To improve the usage efficiency of a memory, by neglecting a refresh request to an address, when the access request is given to the address corresponding to the refresh address in the vicinity. CONSTITUTION:When an access request 13 from a CPU is received at a competition processing circuit 2, the circuit 2 gives an access request signal 13' to an address collation circuit 3. On the other hand, the next RF address 15 is formed at an RF address forming circuit 4 with a refresh (RF) address and the address 15 is given to the circuit 3. The circuit 3 collates an access address information 14 with information 15, and detects when accessing is made to an address corresponding to the next RF address, generates a refresh request cancelling signal 16 and gives it to a competition processing circuit 6. On the other hand, the request 13 is received at a circuit 6 for execution of accessing. Next, when an RF request 12 is received at the circuit 2, an RF request signal 12' is given to the circuit 6. When the signal 16 is inputted, the signal 12' is neglected and the reception of the request 13 is made possible.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56060350A JPS57176591A (en) | 1981-04-20 | 1981-04-20 | Memory refresh control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56060350A JPS57176591A (en) | 1981-04-20 | 1981-04-20 | Memory refresh control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57176591A true JPS57176591A (en) | 1982-10-29 |
Family
ID=13139616
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56060350A Pending JPS57176591A (en) | 1981-04-20 | 1981-04-20 | Memory refresh control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57176591A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0453085A (en) * | 1990-06-19 | 1992-02-20 | Sharp Corp | Dynamic memory controller |
-
1981
- 1981-04-20 JP JP56060350A patent/JPS57176591A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0453085A (en) * | 1990-06-19 | 1992-02-20 | Sharp Corp | Dynamic memory controller |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57105879A (en) | Control system for storage device | |
JPS5779557A (en) | Data processor | |
JPS57176591A (en) | Memory refresh control system | |
JPS5644294A (en) | Time division electronic exchange | |
JPS559228A (en) | Memory request control system | |
JPS57164343A (en) | Check point save system | |
JPS5667467A (en) | File system | |
JPS55134418A (en) | Pseudo work station control system | |
JPS5462735A (en) | Memory control system | |
JPS54151331A (en) | Data processor | |
JPS5576446A (en) | Pre-fetch control system | |
JPS57132258A (en) | Readout system for plural word data | |
JPS55108068A (en) | Memory control system | |
JPS5593580A (en) | Buffer memory control system | |
JPS55115156A (en) | Information processing system | |
JPS56135260A (en) | Inter-processor information transfer system | |
JPS5362939A (en) | Common information control system | |
JPS5750378A (en) | Control system of data processor | |
JPS5566013A (en) | Data processing unit having interrupt function | |
JPS52155945A (en) | Electronic cash register | |
JPS647143A (en) | Write back system for cache system | |
JPS5690359A (en) | Information control unit | |
JPS5644181A (en) | Data processor | |
JPS5434728A (en) | Input/output control system | |
JPS5448135A (en) | Interruption process system |