JPS57173965A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS57173965A JPS57173965A JP5909281A JP5909281A JPS57173965A JP S57173965 A JPS57173965 A JP S57173965A JP 5909281 A JP5909281 A JP 5909281A JP 5909281 A JP5909281 A JP 5909281A JP S57173965 A JPS57173965 A JP S57173965A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- substrate
- type
- well
- formation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0623—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with bipolar transistors
Abstract
PURPOSE:To prevent the formation of a parasitic transistor in a device wherein bipolar and CMOS transistors are formed in an epitaxial region formed on a substrate by a method wherein MOS well regions formed in the epitaxial region communicate with the substrate. CONSTITUTION:An N type epitaxial layer 12 is formed on a P type Si substrate 11 and the layer 12 is provided with a P<+> diffused layer 16 separating as dielectric insulator the layer 12 into a plurality of insular regions. To build an N channel MOS transistor in the insular regions of the N type epitaxial layer 12, a P type impurity is implanted in the layer 12 for the formation of a P<-> well 13 doped as deep as to reach the substrate 11, and the P<-> well 13 is provided with diffused source and drain layers 14. Lack of an N type layer between the P<-> well 13 and the P type Si substrate 11 prevents the formation of a parasitic transistor and, consequently, latch up.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5909281A JPS57173965A (en) | 1981-04-21 | 1981-04-21 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5909281A JPS57173965A (en) | 1981-04-21 | 1981-04-21 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57173965A true JPS57173965A (en) | 1982-10-26 |
Family
ID=13103343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5909281A Pending JPS57173965A (en) | 1981-04-21 | 1981-04-21 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57173965A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5864060A (en) * | 1981-10-13 | 1983-04-16 | Toshiba Corp | Manufacture of semiconductor device |
US4980746A (en) * | 1988-04-29 | 1990-12-25 | Dallas Semiconductor Corporation | Integrated circuit with improved battery protection |
-
1981
- 1981-04-21 JP JP5909281A patent/JPS57173965A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5864060A (en) * | 1981-10-13 | 1983-04-16 | Toshiba Corp | Manufacture of semiconductor device |
US4980746A (en) * | 1988-04-29 | 1990-12-25 | Dallas Semiconductor Corporation | Integrated circuit with improved battery protection |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4694562A (en) | Method for manufacturing a semiconductor integrated device including bipolar and CMOS transistors | |
US4891326A (en) | Semiconductor device and a process for manufacturing the same | |
ES2004607A6 (en) | Process for manufacturing semiconductor devices. | |
US4311532A (en) | Method of making junction isolated bipolar device in unisolated IGFET IC | |
JPH104198A (en) | On-silicon semiconductor transistor with hollow injections | |
KR910019215A (en) | BICMOS device and its manufacturing method | |
US3440503A (en) | Integrated complementary mos-type transistor structure and method of making same | |
KR100413015B1 (en) | Manufacturing method of BiCMOS device with surface channel PMOS transistor | |
JPS57206073A (en) | Mis semiconductor device | |
JPS6453574A (en) | Semiconductor device | |
US4416050A (en) | Method of fabrication of dielectrically isolated CMOS devices | |
US5319234A (en) | C-BiCMOS semiconductor device | |
US4713329A (en) | Well mask for CMOS process | |
JPS55151363A (en) | Mos semiconductor device and fabricating method of the same | |
JPS57173965A (en) | Semiconductor device | |
JPS5723259A (en) | Complementary type mos semiconductor device | |
JPS5582461A (en) | Semiconductor integrated circuit device | |
JPS61245563A (en) | Bipolar cmos semiconductor device | |
KR910015063A (en) | Complementary Bipolar Transistor | |
JPS5574181A (en) | Preparing junction type field effect transistor | |
JPS55141751A (en) | Complementary mis semiconductor device and fabricating method of the same | |
JP2953061B2 (en) | High breakdown voltage MOS transistor and method of manufacturing the same | |
KR940001257B1 (en) | Method of making semiconductor device | |
EP0224712A3 (en) | Integrated device comprising bipolar and complementary metal oxide semiconductor transistors | |
JPS5721855A (en) | Manufacture of complementary mos semiconductor device |