JPS57164362A - Debugging device in multi-processor system - Google Patents

Debugging device in multi-processor system

Info

Publication number
JPS57164362A
JPS57164362A JP56050372A JP5037281A JPS57164362A JP S57164362 A JPS57164362 A JP S57164362A JP 56050372 A JP56050372 A JP 56050372A JP 5037281 A JP5037281 A JP 5037281A JP S57164362 A JPS57164362 A JP S57164362A
Authority
JP
Japan
Prior art keywords
processors
program
processor
control circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56050372A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6239792B2 (enrdf_load_stackoverflow
Inventor
Kenichi Ueda
Atsushi Sugano
Kunio Honda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56050372A priority Critical patent/JPS57164362A/ja
Publication of JPS57164362A publication Critical patent/JPS57164362A/ja
Publication of JPS6239792B2 publication Critical patent/JPS6239792B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP56050372A 1981-04-02 1981-04-02 Debugging device in multi-processor system Granted JPS57164362A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56050372A JPS57164362A (en) 1981-04-02 1981-04-02 Debugging device in multi-processor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56050372A JPS57164362A (en) 1981-04-02 1981-04-02 Debugging device in multi-processor system

Publications (2)

Publication Number Publication Date
JPS57164362A true JPS57164362A (en) 1982-10-08
JPS6239792B2 JPS6239792B2 (enrdf_load_stackoverflow) 1987-08-25

Family

ID=12857050

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56050372A Granted JPS57164362A (en) 1981-04-02 1981-04-02 Debugging device in multi-processor system

Country Status (1)

Country Link
JP (1) JPS57164362A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61282937A (ja) * 1985-06-07 1986-12-13 Matsushita Electric Ind Co Ltd 情報処理装置
JPH01142836A (ja) * 1987-11-30 1989-06-05 Toshiba Corp 並列処理方法
JP2010117813A (ja) * 2008-11-12 2010-05-27 Nec Electronics Corp デバッグシステム、デバッグ方法、デバッグ制御方法及びデバッグ制御プログラム
US8112677B2 (en) 2010-02-26 2012-02-07 UltraSoC Technologies Limited Method of debugging multiple processes

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61282937A (ja) * 1985-06-07 1986-12-13 Matsushita Electric Ind Co Ltd 情報処理装置
JPH01142836A (ja) * 1987-11-30 1989-06-05 Toshiba Corp 並列処理方法
JP2010117813A (ja) * 2008-11-12 2010-05-27 Nec Electronics Corp デバッグシステム、デバッグ方法、デバッグ制御方法及びデバッグ制御プログラム
US8112677B2 (en) 2010-02-26 2012-02-07 UltraSoC Technologies Limited Method of debugging multiple processes

Also Published As

Publication number Publication date
JPS6239792B2 (enrdf_load_stackoverflow) 1987-08-25

Similar Documents

Publication Publication Date Title
GB1511056A (en) Electronic accounting machine with a visual display
GB1373828A (en) Data processing systems
JPS57164362A (en) Debugging device in multi-processor system
JPS5487145A (en) Display system for data comparison and agreement
JPS63284644A (ja) 命令アドレス出力回路
JPS5710867A (en) Electronic cash register having priority processing function
TW345637B (en) Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs.
KR950015191B1 (ko) 다중 프로세서 디버깅 장치 및 방법
JPS5472909A (en) Recording method for program passing trace of electronic switchboard
JPS55166757A (en) Check unit for overlapping use of output instruction
JPS56152059A (en) Program debugging system
JPS5782298A (en) Diagnostic system for storage device
JPS57132255A (en) Program tracing system
JPS57185558A (en) Display system for small size electronic device
JPS51112245A (en) Monitor control system of electronic computer organization
JPS56149608A (en) State display device for sequence controller
JPS57109058A (en) Step system of microcomputer
JPS57164351A (en) Debugging device
JPS5667444A (en) Display system
JPS5769340A (en) Multiplexed microprogram device
JPS556682A (en) Data processing system
JPS5723155A (en) Program tracing system
JPS57199055A (en) Information processing device
JPS573124A (en) Processing request selecting circuit
JPS578847A (en) Information processor