JPS57162457A - Semiconductor memory unit - Google Patents
Semiconductor memory unitInfo
- Publication number
- JPS57162457A JPS57162457A JP56047448A JP4744881A JPS57162457A JP S57162457 A JPS57162457 A JP S57162457A JP 56047448 A JP56047448 A JP 56047448A JP 4744881 A JP4744881 A JP 4744881A JP S57162457 A JPS57162457 A JP S57162457A
- Authority
- JP
- Japan
- Prior art keywords
- region
- source region
- memory unit
- type channel
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
Abstract
PURPOSE:To enhance integration of a memory unit at a static RAM assembled with a complementary MOS transistor by a method wherein a penetrating hole is provided in the source region of an N type channel transistor constituting the RAM, and the source region and the well region are connected directly by a conductor inserted in the hole. CONSTITUTION:The static RAM is constituted of P type channel MOS transistors 11, 12 and N type channel MOS transistors 13-16, and a word line 17 and bit lines 18, 19 are connected thereto. At this consitution, the next process is performed for the transistors 14, 15. Namely, the source region 32 and the drain region 33 are provided in the well region 3, a gate pole 38 is provided on the region 3 being positioned between them interposing a gate oxide film 36 between them, and moreover the panetrating hole 41 is provided in the source region 32, the Al conductor 42 is buried therein, and the source region 32 is connected directly to the region 3. Accordingly the memory unit is formed in high density, and integration is enhanced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56047448A JPS57162457A (en) | 1981-03-31 | 1981-03-31 | Semiconductor memory unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56047448A JPS57162457A (en) | 1981-03-31 | 1981-03-31 | Semiconductor memory unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57162457A true JPS57162457A (en) | 1982-10-06 |
Family
ID=12775424
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56047448A Pending JPS57162457A (en) | 1981-03-31 | 1981-03-31 | Semiconductor memory unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57162457A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5378914A (en) * | 1990-05-31 | 1995-01-03 | Canon Kabushiki Kaisha | Semiconductor device with a particular source/drain and gate structure |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53108382A (en) * | 1977-03-04 | 1978-09-21 | Hitachi Ltd | Semiconductor device |
JPS5583264A (en) * | 1978-12-19 | 1980-06-23 | Fujitsu Ltd | Method of fabricating mos semiconductor device |
-
1981
- 1981-03-31 JP JP56047448A patent/JPS57162457A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53108382A (en) * | 1977-03-04 | 1978-09-21 | Hitachi Ltd | Semiconductor device |
JPS5583264A (en) * | 1978-12-19 | 1980-06-23 | Fujitsu Ltd | Method of fabricating mos semiconductor device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5583075A (en) * | 1990-05-13 | 1996-12-10 | Canon Kabushiki Kaisha | Method for producing a semiconductor device with a particular source/drain and gate structure |
US5378914A (en) * | 1990-05-31 | 1995-01-03 | Canon Kabushiki Kaisha | Semiconductor device with a particular source/drain and gate structure |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1357515A (en) | Method for manufacturing an mos integrated circuit | |
ATE50885T1 (en) | METHOD OF MAKING CROSS COUPLINGS BETWEEN N AND P CHANNEL CMOS FIELD EFFECT TRANSISTORS OF STATIC ROMS, ESPECIALLY IN 6 TRANSISTOR MEMORY CELL ARRANGEMENTS. | |
ATE50085T1 (en) | METHOD OF MAKING HIGH INTEGRATION CIRCUITS CONTAINING P AND N CHANNEL MOS TRANSISTORS WITH DOped DUAL LAYER POLYSILICON AND METAL SILICIDE GATE ELECTRODES. | |
JPS5661088A (en) | Semiconductor memory device | |
ES8800512A1 (en) | Trench transistor. | |
GB2342778A (en) | Semiconductor memory devices | |
JPS57162457A (en) | Semiconductor memory unit | |
JPS56162860A (en) | Semiconductor device | |
JPS5451429A (en) | Semiconductor memory device | |
JPS6442853A (en) | Manufacturing process of cmos device | |
JPS57204171A (en) | Semiconductor device | |
JPS57118664A (en) | Semiconductor device | |
EP0109854A3 (en) | Semiconductor memory devices and methods for making the same | |
JPS56103459A (en) | Semiconductor device | |
JPS5736856A (en) | Manufacture of complementary type insulated gate field effect semiconductor device | |
JPS55158662A (en) | Semiconductor memory storage | |
JPS6474737A (en) | Master slice type semiconductor device | |
GB1526503A (en) | Integrated circuit device including both n-channel and p-channel insulated gate field effect transistors | |
JPS57201080A (en) | Semiconductor device | |
EP0169452A3 (en) | Integrated circuit for a dynamic semiconductor memory of the complementary circuit technique | |
JPS5661158A (en) | Cmos random access memory | |
JPS57176595A (en) | E-prom write-in circuit | |
JPS57172591A (en) | Read-only semiconductor storage device | |
JPS6437058A (en) | Insulated-gate field-effect transistor | |
JPS5762565A (en) | Semiconductor device |