JPS57160224A - Count confirming circuit - Google Patents
Count confirming circuitInfo
- Publication number
- JPS57160224A JPS57160224A JP4512181A JP4512181A JPS57160224A JP S57160224 A JPS57160224 A JP S57160224A JP 4512181 A JP4512181 A JP 4512181A JP 4512181 A JP4512181 A JP 4512181A JP S57160224 A JPS57160224 A JP S57160224A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- carry
- inputted
- signal
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/40—Monitoring; Error detection; Preventing or correcting improper counter operation
Landscapes
- Error Detection And Correction (AREA)
Abstract
PURPOSE:To confirm the prepriety of the carrying of a low-order byte counting circuit by inputting a low-order byte signal to an NAND circuit, and then inputting its output and a carry signal to an AND circuit. CONSTITUTION:For a carry from a byte counter BC1-4 to a BC1-3, an AND circuit 5 outputs a carry signal when the most significant digit bits CO4-CO6 of a BC circuit 4 go up to 1s respectively. This carry signal is inputted to one input terminal of the AND circuit 11 of carry confirming circuit 10 added separately. All bit signals of the BC1-4 to be carried are inputted to an NAND circuit 12. Bits C4-0-C4-7 should all be 1s for carrying, and all 1s are inputted to the circuit 12, which outputs a 0. This 0 signal and a carry signal 1 are inputted to an AND circuit 11, which outputs a 0, thus detecting the carry signal having no error. If one of bits of the BC1-4 is a 0, the circuit 11 outputs a 1, showing that there is an error in carrying.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4512181A JPS57160224A (en) | 1981-03-27 | 1981-03-27 | Count confirming circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4512181A JPS57160224A (en) | 1981-03-27 | 1981-03-27 | Count confirming circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57160224A true JPS57160224A (en) | 1982-10-02 |
Family
ID=12710432
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4512181A Pending JPS57160224A (en) | 1981-03-27 | 1981-03-27 | Count confirming circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57160224A (en) |
-
1981
- 1981-03-27 JP JP4512181A patent/JPS57160224A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55117336A (en) | Logic circuit | |
JPS57160224A (en) | Count confirming circuit | |
GB792513A (en) | Counting register and adder therefor | |
GB790323A (en) | Electrical checking circuit | |
GB1528954A (en) | Digital attenuator | |
GB1503685A (en) | Platelet count correction circuit | |
JPS57140054A (en) | Ami coding circuit | |
JPS5798040A (en) | Comparator for serial magnitude | |
JPS56120224A (en) | Coincidence circuit for time sharing type counter | |
JPS57178543A (en) | Digital comparator | |
JPS5710566A (en) | Decoding circuit | |
JPS57140055A (en) | Cmi coding circuit | |
JPS57199359A (en) | Serial data processing device | |
JPS57155647A (en) | Parity checking and parity generating circuit in combination | |
JPS57141134A (en) | Counter circuit | |
JPS57140024A (en) | Signal detecting circuit | |
JPS55162144A (en) | Assigning circuit for number of digits of transmitted data | |
JPS5595155A (en) | Operation check system for counter | |
JPS57188158A (en) | Parity bit addition circuit | |
JPS5613849A (en) | Data transmitting device | |
GB1278154A (en) | Improvements in or relating to counter systems | |
JPS5523667A (en) | Counter circuit | |
JPS577629A (en) | Converting circuit | |
JPS56160140A (en) | Counting circuit | |
JPS5547542A (en) | Testing circuit system of logic circuit |