JPS57154950A - Compensating system for inter-code interference - Google Patents
Compensating system for inter-code interferenceInfo
- Publication number
- JPS57154950A JPS57154950A JP4002681A JP4002681A JPS57154950A JP S57154950 A JPS57154950 A JP S57154950A JP 4002681 A JP4002681 A JP 4002681A JP 4002681 A JP4002681 A JP 4002681A JP S57154950 A JPS57154950 A JP S57154950A
- Authority
- JP
- Japan
- Prior art keywords
- inter
- gain
- code interference
- waveform
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To realize the simplification and miniaturization of a circuit, by increasing or decreasing the gain of a low frequency compared with the pulse repetitive frequency and compensating the inter-code interference. CONSTITUTION:An input signal (a) is equalized by an equalizing amplifier 8, and the output waveform of the output signal (b) is obtained as shown by the figure. In this case, an inter-code interference detector 9 detects the inter-code interference after the peak value of the output waveform elapses from the time 0 through T0. Thus the gain control signal is transmitted to the amplifier 8 to increase and decrease the gain in case the code waveform obtained after the time T0 elapses is minus (-) and (+) like B respectively. In such way, the amplifier 8 increases or decreases the gain of a low frequency compared with the repetitive frequency F0=1/T0 by means of the gain control signal. As a result, an ideal equalizing signal as shown by the waveform A is converted into the output signal (b).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4002681A JPS57154950A (en) | 1981-03-19 | 1981-03-19 | Compensating system for inter-code interference |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4002681A JPS57154950A (en) | 1981-03-19 | 1981-03-19 | Compensating system for inter-code interference |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57154950A true JPS57154950A (en) | 1982-09-24 |
JPS6355255B2 JPS6355255B2 (en) | 1988-11-01 |
Family
ID=12569384
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4002681A Granted JPS57154950A (en) | 1981-03-19 | 1981-03-19 | Compensating system for inter-code interference |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57154950A (en) |
-
1981
- 1981-03-19 JP JP4002681A patent/JPS57154950A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6355255B2 (en) | 1988-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5698060A (en) | Receiving circuit | |
JPS5560343A (en) | Receiver | |
CA2054820A1 (en) | Analog-to-digital converter circuit with offset correction | |
JPS57154950A (en) | Compensating system for inter-code interference | |
JPS56156053A (en) | Waveform shaping circuit | |
JPS53136424A (en) | Correlative processing system for picture signal | |
ES8400638A1 (en) | Adaptive analog-to-digital conversion method and system | |
JPS57142040A (en) | Variable equalizing system | |
JPS54158805A (en) | Inter-code interference compensation system | |
JPS57106221A (en) | Analogue-digital converter | |
FR2445068A1 (en) | TV receiver circuit with controllable video signal amplifier - uses output signal with converted amplitude supplied to peak value rectifier, transmitting control magnitude | |
JPS56152348A (en) | Photoelectric converting circuit | |
JPS56169443A (en) | Detecting circuit for input signal interruption | |
JPS56103560A (en) | Demodulating circuit | |
JPS5763932A (en) | Data converting circuit | |
JPS53112027A (en) | Recording and reproducing system for color signal | |
JPS57147351A (en) | Timing extractor | |
JPS57197935A (en) | Line equalizer | |
AU583921B2 (en) | Circuit arrangements for recovering the clock rate of an isochronous binary signal | |
JPS573409A (en) | Agc circuit | |
FR2436397A2 (en) | Interference component suppression circuit - processes test signals in nonlinear circuit with automatically adjustable dead zone | |
JPS55138139A (en) | Signal collecting circuit system | |
JPS562767A (en) | Impulsive noise eliminating circuit | |
JPS5455109A (en) | Controller for signal level | |
JPS5341683A (en) | Sampling control system |